Synchro

(Difference between revisions)
Jump to: navigation, search
(Additional Information)
(Components)
(5 intermediate revisions by one user not shown)
Line 17: Line 17:
 
[[File:Synchro system.svg|500px|center|thumb|Synchro Schematic]]
 
[[File:Synchro system.svg|500px|center|thumb|Synchro Schematic]]
  
'''+ 4 buttons'''
+
The circuit can be controlled by 4 buttons.
 +
It can display information on a row of 8 LEDs.
  
 
=== Circuit ===
 
=== Circuit ===
Line 30: Line 31:
 
* an [[Synchro#Motor-generator assembly|assembly of a DC motor and an AC generator]]
 
* an [[Synchro#Motor-generator assembly|assembly of a DC motor and an AC generator]]
 
* an [[Synchro#FPGA_board|FPGA prototyping board]]
 
* an [[Synchro#FPGA_board|FPGA prototyping board]]
 +
<!--
 
* an [[Synchro#Synchro_I.2FO_board|I/O board]] with 2 sinewave inputs and a PWM output
 
* an [[Synchro#Synchro_I.2FO_board|I/O board]] with 2 sinewave inputs and a PWM output
 +
-->
 +
* an [http://wiki.hevs.ch/uit/index.php5/Hardware/Parallelport/heb_lcd  user board] with 4 buttons and 8 LEDs
  
 
=== Motor-generator assembly ===
 
=== Motor-generator assembly ===
Line 38: Line 42:
  
 
=== FPGA board ===
 
=== FPGA board ===
The main board is the school's [http://wiki.hevs.ch/uit/index.php5/Hardware/FPGAEBS FPGA-EBS lab development board]. It hosts a [http://www.xilinx.com/products/silicon-devices/fpga/spartan-3.html Xilinx Spartan xc3s500e FPGA] and features many different interfaces.
+
The main board is the school's [http://wiki.hevs.ch/uit/index.php5/Hardware/FPGAEBS FPGA-EBS lab development board].
 +
It hosts a [http://www.xilinx.com/products/silicon-devices/fpga/spartan-3.html Xilinx Spartan xc3s500e FPGA]
 +
and features many different interfaces.
 +
Its quartz oscillator provides a clock of 66&nbsp;MHz.
  
 
=== Synchro I/O board ===
 
=== Synchro I/O board ===
Line 45: Line 52:
 
These signals are converted to 3.3&nbsp;V logic levels by
 
These signals are converted to 3.3&nbsp;V logic levels by
 
[http://www.nxp.com/products/discretes-and-logic/logic/hct/hex-inverting-schmitt-trigger:74HC14D CMOS Schmitt triggers] for the FPGA.
 
[http://www.nxp.com/products/discretes-and-logic/logic/hct/hex-inverting-schmitt-trigger:74HC14D CMOS Schmitt triggers] for the FPGA.
 +
The 50&nbsp;Hz analog input should have the proper amplitude and offset to fit within the 0&nbsp;V to 3.3&nbsp;V power supply range.
  
 
The FPGA delivers a PWM output which controls a power switch.
 
The FPGA delivers a PWM output which controls a power switch.

Revision as of 09:15, 20 November 2020

Contents

The Filière Energie et Techniques environnementales (FET) has the digital systems course and labs in the 3rd (autumn) semester. The semester counts 15 weeks and ends with a little project. The aim of the generator synchronzation project is to align an AC motor used as a generator to a reference 50 HZ signal.

Motor and Generator

Specification

Function

The reference signal and the generator output are digitized to 1 bit with the help of two comparators. The digital circuit receives these signals and controls a DC motor coupled to the generator.

Synchro Schematic

The circuit can be controlled by 4 buttons. It can display information on a row of 8 LEDs.

Circuit

The circuit works as follows:

  • the difference between the mains period and the generator period is calculated
  • if the generator is too slow, the DC motor voltage is raised; if the generator is too fast, the DC motor voltage is diminished

Components

The system consists of

Motor-generator assembly

The DC motor is controlled via a 12 V PWM signal. It is mechanically coupled to the DC generator. With a mean voltage of 6 V, the assembly turns at a frequency close to 50 Hz.

FPGA board

The main board is the school's FPGA-EBS lab development board. It hosts a Xilinx Spartan xc3s500e FPGA and features many different interfaces. Its quartz oscillator provides a clock of 66 MHz.

Synchro I/O board

The HEB-synchro I/O board receives 2 sinewaves: one from a 50 Hz function generator and one from the AC generator. These signals are converted to 3.3 V logic levels by CMOS Schmitt triggers for the FPGA. The 50 Hz analog input should have the proper amplitude and offset to fit within the 0 V to 3.3 V power supply range.

The FPGA delivers a PWM output which controls a power switch. The switch then drives the DC motor. The PWM frequency should be smaller than 100 kHz.

Getting started

In order to start the projects you should do the following:

  • Read carefully the specifications above
  • Draw the architecture of the circuit in the form of a block diagram
  • Consult the guides for the first steps into the design software

Additional Information

Personal tools
Namespaces
Variants
Actions
Navigation
Modules/Projects
Browse
Toolbox