


HEVs  
 Route du Rawyl 47  
 1950 Sion 2  
 www.hevs.ch

Designer:  
 Oliver Gubler  
 oliver.gubler@hevs.ch  
 or  
 oliver.gubler@gmail.com

# CanSat Master FPGA

| Page | Title     | Description     |
|------|-----------|-----------------|
| 1    | Cover     | This first page |
| 2    | Connector |                 |
| 3    | FPGA      |                 |





| Revision | Changes   |
|----------|---|
| 1.0      | Initial Version   |
| 2.0      | + added test point for GND<br>- removed LED on 1V2 (there exists no LED at this low voltage)<br>+ added LED on 3V3<br>+ added possibility to pull-up/down HSWAPEN |
| 2.1      | * fixed naming of top connecotr signals (J3,J4): S1<->S2, S3<->S4   |
|          |   |
|          |   |



|   |     |                                       |
|---|-----|---------------------------------------|
| CanSat Master FPGA<br><br>cover<br><br>HAUTE ECOLE VALAISANNE | DES | 2014-07-17 guo                        |
|   | REV | V1.0                                  |
|   | 1/5 | {Path}<br>CanSat_Master_FPGA_v2-1.sch |

# Connectors

## Bottom



## Top



CanSat Master FPGA

connector

DES 2014-07-17 guo

REV V1.0

HAUTE ECOLE VALAISANNE


2/5 {Path}  
CanSat\_Master\_FPGA\_v2-1.sch

# FPGA Power & Decoupling

## VCCINT Decoupling



## VCCAUX Decoupling




## VCC0 Bank 0 Decoupling




## VCC0 Bank 1 Decoupling




## VCC0 Bank 2 Decoupling



## VCC0 Bank 3 Decoupling




## DC-DC




|                         |     |                                       |
|-------------------------|-----|---------------------------------------|
| CanSat Master FPGA      | DES | 2014-07-17 guo                        |
| FPGA Power & Decoupling | REV | V1.0                                  |
| HAUTE ECOLE VALAISANNE  | 3/5 | {Path}<br>CanSat_Master_FPGA_v2-1.sch |

# FPGA Config


## Main Oscillator




## FPGA Done LED




## FPGA Hardreset Reprogram




## FPGA Softreset Initialize design



## JTAG connector



## SPI Flash




CanSat Master FPGA

FPGA Config

|     |                                       |
|-----|---------------------------------------|
| DES | 2014-07-17 guo                        |
| REV | V1.0                                  |
| 4/5 | {Path}<br>CanSat_Master_FPGA_v2-1.sch |

HAUTE ECOLE VALAISANNE

# FPGA



- Connections Guidelines:
- CLK\_106\_25M has to be connected to a GLCK
  - Sx\_1B, Sx\_1T has to be connected to a GLCK
  - all Pins of the same Sx have to be on the same bank

CanSat Master FPGA

FPGA

HAUTE ECOLE VALAISANNE

|     |                                       |
|-----|---------------------------------------|
| DES | 2014-07-17 guo                        |
| REV | V1.0                                  |
| 5/5 | {Path}<br>CanSat_Master_FPGA_v2-1.sch |

M[1:0] <= 01 : Master Serial