

HEVs
 Route du Rawyl 47
 1950 Sion 2
 www.hevs.ch

Designer:
 Zahno Silvan
 silvan.zahno@hevs.ch
 or
 zahno.silvan@gmail.com


Ethernettap Board : Active Ethernet Tap and Debug Board for FPGA-EBS & FPGA-RACK

Page	Title	Description
1	Cover	This first page
2	Mezzanine	Mezza A and Mezza B Connectors (mezzanine support)
3	Ethernet 1	ETH0 Ethernet Ports
4	Ethernet 2	ETH1 Ethernet Ports
5	Debug	Debug Connectors
6		
7		
8		
9		
10		
11		
12		

Ethernet Tap	DES	{Date}	zas
HES-SO // Valais Wallis	REV	v1.0	Cover
HAUTE ECOLE VALAISANNE	1/9	{Path}	Ethernettap_V1_0.sch

Ethernettab Board Overview

Tab overview in comparison to FPGA Rack




Ethernet Tap	DES	{Date}	zas
HES-SO // Valais Wallis	REV	v1.0	Board
HAUTE ECOLE VALAISANNE	2/9	{Path}	Ethernettap_V1_0.sch


Ethernet 1

Ethernet controller 1

TX_CLK and RX_CLK must be longer than other signals on Mil.
Decoupling close to VDD Pins



Ethernet connector 1




Ethernet Tap	DES	{Date}	zas
HES-SO // Valais Wallis	REV	v1.0	Ethernet1
HAUTE ECOLE VALAISANNE	3/9	{Path}	Ethernettap_v1_0.sch


Ethernet 2

Ethernet controller 2

TX_CLK and RX_CLK must be longer than other signals on Mil.
Decoupling close to VDD Pins



Ethernet connector 2



Ethernet Tap	DES	{Date}	zas
HES-SO // Valais Wallis	REV	V1.0	Ethernet2
HAUTE ECOLE VALAISANNE	4/9	{Path}	Ethernettap_V1_0.sch

Mezzanine

Mezza A



Mezza B

TOP SIDE

BOTTOM SIDE

TOP SIDE

BOTTOM SIDE



Ethernet Tap

HES-SO // Valais Wallis

HAUTE ECOLE VALAISANNE

Mezzanine


DES {Date} zas

REV v1.0


5/9 {Path} Ethernettap_V1_0.sch

Debug


ETH Debug A





ETH Debug B



Debug A



Debug B



Ethernet Tap	DES	{Date}	zas
HES-SO // Valais Wallis	REV	v1.0	
HAUTE ECOLE VALAISANNE	6/9	{Path}	Ethernettap_v1_0.sch

Debug