

HEVs
 Route du Rawyl 47
 1950 Sion 2
 www.hevs.ch

Designer:
 Laurent Gauch
 laurent.gauch@hevs.ch
 or
 laurent.gauch@amontec.com


FPGA_ EBS Board : Educative FPGA platform

Page	Title	Description
1	Cover	This first page
2	FPGA	Xilinx SPARTAN-II FPGA / Configuration Mode / Decoupling Capacitance
3	FPGA Config	Xilinx EEPROM / JTAG Connectors / FPGA Done LED / Reset Circuit
4	Ram	RAM / Decoupling Capacitances
5	Mezzanine	Mezza A and Mezza B Connectors (mezzanine support)
6	Point-to-point IOs	Crystal Oscillators / User LED / User Button / Test Point / Test Switch / General Purpose connectors
7	Shared IOs	RS232 Circuit / I2C or IRDA interface / General Purpose connectors
8	Power	Power Jack Connector / 3.3V regulation / 2.5V regulation
9	USB	USB / FPGA dialog over USB / FPGA JTAG over USB


FPGA_ EBS	DES	07.2002	Laurent Gauch
Part : Cover	REV	v1.1	12.06.2006 WAL
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS	1/10	... \FPGA-EBS\FPGA_ EBS_ V1.1 FPGA_ EBS.sch	

FPGA Capacitances



Bulk Capacitances



Decoupling Capacitances



Decoupling Capacitances



FPGA
SPARTAN-II series
PQ208

U1
XC2S100


FPGA Configuration Bus

Configuration Mode
(Default: MASTER Serial mode via SMD jumpers)


FPGA_EBS	DES	07.2002	Laurent Gauch
Part :	REV	v1.1	12.06.2006 WAL
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS	2/10	...\\FPGA-EBS\FPGA_EBS_V1.1\FPGA_EBS.sch	

JTAG connector


On motherboard side



On motherboard side




On mezzanine side




EEPROM for FPGA Configuration

On mezzanine side




FPGA Done LED

On mezzanine side



Reset circuit


On motherboard side



FPGA_EBS	DES	07.2002	Laurent Gauch
Part :	REV	v1.1	12.06.2006 WAL
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS	3/10	... \FPGA-EBS\FPGA_EBS_V1.1\FPGA_EBS.sch	

RAM (256k*16)

On mezzanine side




FPGA_EBS	DES	07.2002	Laurent Gauch
Part : Ram	REV	v1.1	12.06.2006 WAL
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS	4/10	... \FPGA-EBS\FPGA_EBS_V1.1 FPGA_EBS.sch	

Mezza A


On mezzanine side

TOP SIDE

BOTTOM SIDE



39 point-to-point I/Os
+ 1 global reset
+ 1 global clock (CLOCK)




39 point-to-point I/Os
+ 1 global reset
+ 1 global clock (CLOCK)

Mezza B


On mezzanine side

TOP SIDE

BOTTOM SIDE



37 point-to-point I/Os
+ 1 global clock (MCK0)




37 point-to-point I/Os
+ 1 global clock (MCK0)

FPGA_EBS	DES	07.2002	Laurent Gauch
Part :	REV	v1.1	12.06.2006 WAL
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS	5/10	... \FPGA-EBS\FPGA_EBS_V1.1 FPGA_EBS.sch	


Crystal Oscillator

On motherboard side




Crystal Oscillator

On mezzanine side




General purpose Connector

On mezzanine side




USER1 LED

On mezzanine side




USER1 Button

On mezzanine side




Test Switch

On motherboard side



USER2 LED

On mezzanine side
IO Test Point : TP IO



FPGA_EBS

Part :

HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS


DES 07.2002 Laurent Gauch

REV v1.1 12.06.2006 WAL

6/10 ...\\FPGA-EBS\FPGA_EBS_V1.1
FPGA_EBS.sch


General purpose Connector

On mezzanine side




I2C or IRDA IO Connector

On motherboard side




RS 232 Serial ports

On motherboard side




FPGA_EBS	DES	07.2002	Laurent Gauch
Part :	Shared IOs	REV	v1.1 12.06.2006 WAL
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS	7/10	... \FPGA-EBS\FPGA_EBS_V1.1 FPGA_EBS.sch	

Power supply 3.3V/3A from 5V




Power supply 2.5V/1.5A from 5V




PT7 PT8 PT9 PT10 PT11

FPGA_EBS	DES	07.2002	Laurent Gauch
Part :	REV	v1.1	12.06.2006 WAL
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS	8/10	... \FPGA-EBS\FPGA_EBS_V1.1 FPGA_EBS.sch	


USB to 1284 Parallel Port Virtual LPTcomponent




EEPROM
FOR USB
256 x 8



QUARTZ FOR USB



USB to JTAG



when low, JTAG is enabled on USB port

FPGA_EBS	DES	07.2002	Laurent Gauch
Part : USB	REV	v1.1	12.06.2006 WAL
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS	9/10	...\FPGA-EBS\FPGA_EBS_V1.1 FPGA_EBS.sch	