

HEVs  
Route du Rawyl 47  
1950 Sion 2  
www.hevs.ch

Designer:  
Zahno Silvan  
silvan.zahno@hevs.ch  
or  
zahno.silvan@gmail.com


FPGA\_EBS Board : Educative FPGA platform

Page	Title	Description
1	Cover	This first page
2	FPGA 1	Xilinx SPARTAN-III FPGA Bank 0 & 1 / Configuration Mode
3	FPGA 2	Xilinx SPARTAN-III FPGA Bank 2 & 3 / Configuration Mode
4	FPGA Alim	Xilinx SPARTAN-III FPGA Alimentation / Decoupling Capacitances
5	FPGA Config	Xilinx EEPROM / JTAG Connectors / FPGA Done LED / Reset Circuit / Source of FPGA programmation
6	Memory	FLASH / SDRAM / Decoupling Capacitances
7	Mezzanine	Mezza A and Mezza B Connectors (mezzanine support)
8	Point-to-point IOs	Crystal Oscillators / User LED / User Button / Test Point / General Purpose connectors
9	Ethernet / RS232	RS232 Circuit / Ethernet interface and Power Over Ethernet
10	Power 1	Power Jack Connector / Voltage Detection / DC DC 5V
11	Power 2	3.3V, 2.5V and 1.2V regulation
12	USB	USB / FPGA dialog over USB / FPGA JTAG over USB


FPGA_EBS	DES	30.06.2014 Zahno Silvan
Part :	REV	V2.2
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS	1/13	...\\FPGA_EBS_V2.2 FPGA_EBS_V2_2.sch

# FPGA SPARTAN – III series FG320

BANK0  
TOP SIDE




BANK1  
RIGHT SIDE




FPGA_EBS	DES	30.06.2014 Zahno Silvan
Part :	REV	V2.2
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS		2/13 ...FPGA_EBS_V2.2 FPGA_EBS_V2_2.sch

BANK2  
BOTTOM SIDE






BANK3  
LEFT SIDE



FPGA_EBS	DES	30.06.2014 Zahno Silvan
Part :	REV	V2.2
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS	3/13	...FPGA_EBS_V2.2 FPGA_EBS_V2_2.sch


# FPGA Capacitances



FPGA_EBS	DES	30.06.2014 Zahno Silvan
Part :	REV	V2.2
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS	4/13	...FPGA_EBS_V2.2 FPGA_EBS_V2_2.sch


## FPGA Done LED

On mezzanine side




## EEPROM for FPGA Configuration

On mezzanine side



## JTAG connector


On mezzanine side



## Source of programming of the FPGA

0 0 0 : Master Serial (EEPROM)  
1 1 0 : Slave parallel (USB2)  
M2 M1 M0



On motherboard side



FPGA_EBS	DES	30.06.2014 Zahno Silvan
Part :	FPGA Config	REV V2.2
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS	5/13	...FPGA_EBS_V2.2 FPGA_EBS_V2_2.sch



# FLASH

On mezzanine side



# SDRAM

On mezzanine side



FPGA\_EBS

Part :


HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS

Memory

DES 30.06.2014 Zahno Silvan

REV V2.2

6/13 ...FPGA\_EBS\_V2.2  
FPGA\_EBS\_V2\_2.sch



39 point-to-point I/Os  
+ 1 global reset  
+ 1 global clock (CLOCK)


39 point-to-point I/Os  
+ 1 global reset  
+ 1 global clock (CLOCK)

37 point-to-point I/Os  
+ 1 global clock (MCK0)


37 point-to-point I/Os  
+ 1 global clock (MCK0)

FPGA_EBS	DES	30.06.2014 Zahno Silvan
Part :	REV	V2.2
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS		7/13 ...FPGA_EBS_V2.2 FPGA_EBS_V2_2.sch


## Crystal Oscillator




## General purpose Connector




## USER1 LED




## General purpose Connector




## USER1 Button



## USER2 LED




## USER2 Button



FPGA_EBS	DES	30.06.2014 Zahno Silvan
Part :	REV	V2.2
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS	8/13	...FPGA_EBS_V2.2 FPGA_EBS_V2_2.sch




# RS 232 Serial ports




# Ethernet controller


TX\_CLK and RX\_CLK must be longer than other signals on MII.



# Ethernet connector




# Power over Ethernet




FPGA_EBS	DES	30.06.2014 Zahno Silvan
Part :	REV	V2.2
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS	9/13	...FPGA_EBS_V2.2 FPGA_EBS_V2_2.sch

## Alimentation Voltage detection



## Power supply 5V/1A from xV



FPGA\_EBS

Part :

Power 1

DES 30.06.2014 Zahno Silvan

REV V2.2


HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS

10/13

...\\FPGA\_EBS\_V2.2  
FPGA\_EBS\_V2\_2.sch


# Power supply 3.3V, 2.5V and 1.2V from 4.3V

On mezzanine side



## GND Test Points

All over the board




FPGA_EBS	DES	30.06.2014 Zahno Silvan
Part :	REV	V2.2
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS	11/13	...FPGA_EBS_V2.2 FPGA_EBS_V2_2.sch

Power 2


# USB Controller Cypress FX2, 8051 processor

On motherboard side




## EEPROM for USB 256 x 8

On motherboard side




## QUARTZ for USB

On motherboard side



## Reset for USB

On motherboard side



FPGA_EBS	DES	30.06.2014 Zahno Silvan
Part : USB	REV	V2.2
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS	12/13	...FPGA_EBS_V2.2 FPGA_EBS_V2_2.sch

	1	2	3	4	5	6	7	8	9	10	
A											A
B											B
C											C
D											D
E											E
F											F
	1	2	3	4	5	6	7	8	9	10	

FPGA_EBS	DES	30.06.2014 Zahno Silvan
Part :	REV	V2.2
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS	13/13	...FPGA_EBS_V2.2 FPGA_EBS_V2_2.sch

Sheet 13