

HEVs
 Route du Rawyl 47
 1950 Sion 2
 www.hevs.ch

Designer:
 Oliver Gubler
 oliver.gubler@hevs.ch
 or
 oliver.gubler@gmail.com


FPGA_Rack_EBS_extension : Rack-mounted Development FPGA EBS extionsions backplane

| Page | Title | Description |
|------|------------|--------------------------------|
| 1 | Cover | This first page |
| 2 | Board | Shows Board connectivity |
| 3 | VME | VME Compatible Connector 96Pin |
| 4 | PARRALLELE | PARRALLELE BOARDS CONNECTORS |
| 5 | | |
| 6 | | |
| 7 | | |
| 8 | | |
| 9 | | |
| 10 | | |
| 11 | | |
| 12 | | |

| | | | |
|-------------------------|------|--------|--------------------------------------|
| FPGA Rack | DES | {Date} | guo |
| HES-SO // Valais Wallis | REV | V1.0 | Cover |
| HAUTE ECOLE VALAISANNE | 1/25 | {Path} | FPGA_Rack_extension_pp_backplane.sgh |



FPGA Rack Connectivity

 = min. 3mm with no components for Rack insertion











| | | | |
|-------------------------|------|--------|--------------------------------------|
| FPGA Rack | DES | {Date} | guo |
| HES-SO // Valais Wallis | REV | V1.0 | |
| HAUTE ECOLE VALAISANNE | 2/25 | {Path} | FPGA_Rack_extension_pp_backplane.sch |

VME 96Pin



| | | |
|-------------------------|------|--|
| FPGA Rack | DES | {Date} guo |
| HES-SO // Valais Wallis | REV | V1.0 |
| HAUTE ECOLE VALAISANNE | 3/25 | {Path} FPGA_Rack_extension_pp_backplane.sch |



| | | |
|-------------------------|------|--|
| FPGA Rack | DES | {Date} guo |
| HES-SO // Valais Wallis | REV | V1.0 |
| HAUTE ECOLE VALAISANNE | 4/25 | {Path} FPGA_Rack_extension_pp_backplane.sch |
| | | Parrallele |