

HEVs
 Route du Rawyl 47
 1950 Sion 2
 www.hevs.ch

Designer:
 Valentini Samuel
 samuel.valentini@hevs.ch
 or
 samuel_valentini@yahoo.com


FPGA_EBS Board : Educative FPGA platform

Page	Title	Description
1	Cover	This first page
2	FPGA 1	Xilinx SPARTAN-III FPGA Bank 0 & 1 / Configuration Mode
3	FPGA 2	Xilinx SPARTAN-III FPGA Bank 2 & 3 / Configuration Mode
4	FPGA Alim	Xilinx SPARTAN-III FPGA Alimentation / Decoupling Capacitances
5	FPGA Config	Xilinx EEPROM / JTAG Connectors / FPGA Done LED / Reset Circuit / Source of FPGA programmation
6	Memory	FLASH / SDRAM / Decoupling Capacitances
7	Mezzanine	Mezza A and Mezza B Connectors (mezzanine support)
8	Point-to-point IOs	Crystal Oscillators / User LED / User Button / Test Point / General Purpose connectors
9	Ethernet / RS232	RS232 Circuit / Ethernet interface and Power Over Ethernet
10	Power 1	Power Jack Connector / Voltage Detection / DC DC 5V
11	Power 2	3.3V, 2.5V and 1.2V regulation
12	USB	USB / FPGA dialog over USB / FPGA JTAG over USB


FPGA_EBS	DES	02.2008	Valentini Samuel
Part : HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS	REV	{Revision}	
	1/13	...\FPGA-EBS\FPGA_EBS_V1.1 FPGA_EBS_V2_0.sch	

FPGA SPARTAN – III series FG320

**BANK0
TOP SIDE**




**BANK1
RIGHT SIDE**




FPGA_EBS	DES	02.2008	Valentini Samuel
Part :	REV	{Revision}	
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS	2/13	... \FPGA-EBS\FPGA_EBS_V1.1 FPGA_EBS_V2_0.sch	

**BANK2
BOTTOM SIDE**




M2 M1 M0
 0 0 0 : Master Serial (EEPROM)
 1 1 0 : Slave paraliel (USB2)

**BANK3
LEFT SIDE**




FPGA_EBS	DES	02.2008	Valentini Samuel
Part :	REV	{Revision}	
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS	3/13	... \FPGA-EBS\FPGA_EBS_V1.1 FPGA_EBS_V2_0.sch	


FPGA Capacitances



Bulk Capacitances




Decoupling Capacitances



FPGA_EBS	DES	02.2008	Valentini Samuel
Part :	FPGA Alim	REV	{Revision}
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS	4/13	... \FPGA-EBS\FPGA_EBS_V1.1 FPGA_EBS_V2_0.sch	


FPGA Done LED

On mezzanine side




EEPROM for FPGA Configuration

On mezzanine side



JTAG connector


On mezzanine side



Source of programming of the FPGA

0 0 0 : Master Serial (EEPROM)
1 1 0 : Slave parallel (USB2)
M2 M1 M0

On motherboard side



FPGA_EBS

Part :

HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS

FPGA Config



DES 02.2008 Valentini Samuel

REV {Revision}

5/13 ... \FPGA-EBS\FPGA_EBS_V1.1
FPGA_EBS_V2_0.sch



FLASH

On mezzanine side



SDRAM

On mezzanine side




FPGA_EBS	DES	02.2008	Valentini Samuel
Part :	REV	{Revision}	
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS	6/13	... \FPGA-EBS\FPGA_EBS_V1.1 FPGA_EBS_V2_0.sch	

Mezza A


On mezzanine side

TOP SIDE

BOTTOM SIDE



39 point-to-point IOs
+ 1 global reset
+ 1 global clock (CLOCK)




39 point-to-point IOs
+ 1 global reset
+ 1 global clock (CLOCK)

Mezza B


On mezzanine side

TOP SIDE

BOTTOM SIDE




37 point-to-point IOs
+ 1 global clock (MCK0)




37 point-to-point IOs
+ 1 global clock (MCK0)

FPGA_EBS	DES	02.2008	Valentini Samuel
Part :	REV	{Revision}	
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS	7/13	... \FPGA-EBS\FPGA_EBS_V1.1 FPGA_EBS_V2_0.sch	

Crystal Oscillator




General purpose Connector




USER1 LED

On mezzanine side




USER1 Button

On mezzanine side




General purpose Connector




USER2 LED

On mezzanine side




USER2 Button

On mezzanine side




FPGA_EBS	DES	02.2008	Valentini Samuel
Part :	REV	{Revision}	
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS	8/13	... \FPGA-EBS\FPGA_EBS_V1.1 FPGA_EBS_V2_0.sch	

RS 232 Serial ports




Ethernet controller

TX_CLK and RX_CLK must be longer than other signals on MII.




Ethernet connector

On motherboard side



Power over Ethernet

On motherboard side



FPGA_EBS

Part :

HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS


Ethernet / RS232

DES 02.2008 Valentini Samuel


REV {Revision}

9/13 ...\\FPGA-EBS\FPGA_EBS_V1.1
FPGA_EBS_V2_0.sch

Alimentation Voltage detection



Power supply 5V/1A from xV



FPGA_EBS

Part :

HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS

DES 02.2008 Valentini Samuel



Power 1

REV {Revision}

10/13 ...\\FPGA-EBS\FPGA_EBS_V1.1
FPGA_EBS_V2_0.sch

Power supply 3.3V, 2.5V and 1.2V from 4.3V


On mezzanine side



FPGA_EBS	DES	02.2008	Valentini Samuel
Part :	REV	{Revision}	
HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS	11/13	... \FPGA-EBS\FPGA_EBS_V1.1 FPGA_EBS_V2_0.sch	


USB Controller Cypress FX2, 8051 processor

On motherboard side




EEPROM for USB 256 x 8

On motherboard side




QUARTZ for USB

On motherboard side



Reset for USB

On motherboard side



FPGA_EBS

Part :

HAUTE ECOLE VALAISANNE – ECOLE D'INGENIEURS

DES 02.2008 Valentini Samuel

REV {Revision}

12/13 ...\\FPGA-EBS\FPGA_EBS_V1.1
FPGA_EBS_V2_0.sch