Components/IP/Ethernet

From UIT
Jump to: navigation, search

These IPs can be found on the EDA Repository: svn: https://repos.hevs.ch/svn/eda/

There are 2 ISI Ethernet IP systems:

Both designs come in 3 blocks:

  • a MII to dual port RAM interface
  • a protocol decoder which retrieves the payload from the complete frame
  • the application part where the user places one block for each function (protocol) to implement

Testbench

For both designs testbenches are given. They allow to send predefined packets to the Ethernet cores and record and save the packets sent by the Ethernet cores to a human readable text file. The test benches are based on the MII receiver and the MII sender.

Personal tools
Namespaces
Variants
Actions
Navigation
Browse
Toolbox