File:FPGARack Debug Board v1 0.jpg
From UIT
Size of this preview: 501 × 600 pixels. Other resolutions: 200 × 240 pixels | 401 × 480 pixels | 642 × 768 pixels | 856 × 1,024 pixels.
Full resolution (1,337 × 1,600 pixels, file size: 260 KB, MIME type: image/jpeg)
FPGA Rack Debug Board for connecting VME bus with the Agilent Logic Analyzer
File history
Click on a date/time to view the file as it appeared at that time.
| Date/Time | Thumbnail | Dimensions | User | Comment | |
|---|---|---|---|---|---|
| current | 12:07, 23 January 2014 | | 1,337 × 1,600 (260 KB) | Zas (Talk | contribs) | (FPGA Rack Debug Board for connecting VME bus with the Agilent Logic Analyzer) |
- Edit this file using an external application (See the setup instructions for more information)
File usage
The following 2 pages link to this file:
