File:FPGA Full v2 1.jpg
From UIT
Size of this preview: 800 × 537 pixels. Other resolutions: 320 × 215 pixels | 640 × 429 pixels | 1,024 × 687 pixels | 1,280 × 858 pixels.
Full resolution (1,600 × 1,073 pixels, file size: 177 KB, MIME type: image/jpeg)
HES-SO//VS FPGA EBS V2.1 with Xilinx XC3S500E or XC3S1200E
File history
Click on a date/time to view the file as it appeared at that time.
| Date/Time | Thumbnail | Dimensions | User | Comment | |
|---|---|---|---|---|---|
| current | 11:04, 8 March 2012 | | 1,600 × 1,073 (177 KB) | Zas (Talk | contribs) | (HES-SO//VS FPGA EBS V2.1 with Xilinx XC3S500E or XC3S1200E) |
- Edit this file using an external application (See the setup instructions for more information)
File usage
The following 2 pages link to this file:
