File:FPGA Mezza Ethernettap.jpg
From UIT
Size of this preview: 800 × 428 pixels. Other resolutions: 320 × 171 pixels | 640 × 342 pixels | 1,024 × 548 pixels | 1,280 × 685 pixels.
Full resolution (2,243 × 1,200 pixels, file size: 395 KB, MIME type: image/jpeg)
Mezzanine for FPGA Board. It has 2 Ethernetconnectors and Physicals plus many debug headers.
File history
Click on a date/time to view the file as it appeared at that time.
| Date/Time | Thumbnail | Dimensions | User | Comment | |
|---|---|---|---|---|---|
| current | 16:02, 17 August 2012 | | 2,243 × 1,200 (395 KB) | Zas (Talk | contribs) | (Mezzanine for FPGA Board. It has 2 Ethernetconnectors and Physicals plus many debug headers.) |
- Edit this file using an external application (See the setup instructions for more information)
File usage
The following 2 pages link to this file:
