Projects
(Difference between revisions)
Admin eda (Talk | contribs)
(Created page with "{{TOC right}} ''''' Here you can find a list of EDA projects carried out at the HES-SO//VS ''''' == USBCypress == This is a VHDL IP core which allows to connect a FPGA to PC...")
Newer edit →
(Created page with "{{TOC right}} ''''' Here you can find a list of EDA projects carried out at the HES-SO//VS ''''' == USBCypress == This is a VHDL IP core which allows to connect a FPGA to PC...")
Newer edit →
Revision as of 14:56, 7 February 2012
|
Here you can find a list of EDA projects carried out at the HES-SO//VS
USBCypress
This is a VHDL IP core which allows to connect a FPGA to PC over USB with help of a Cypress USB driver chip
AMBAdraw (a.k.a. AMBArchitect)
Graphical user interface (GUI) for GRLIB-AMBA
Math2Mat
Automatically translate mathematical formulas to VHLD code, inclusive optimisation and testbench in SystemVerilog.