Components/Ethernet/IPs/UDP FIFO

From UIT
Revision as of 07:58, 7 August 2013 by Zas (Talk | contribs)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

Contents

UDP FIFO

The Ethernet UDP FIFO core connects to the MII to dual port RAM interface on one side and provides a FIFO port on the other one.

On the receiver side, it:

  • checks the MAC address (supports multicast) and trims the Ethernet header away
  • checks the IP address (supports multicast and broadcast) and trims the IP header away
  • trims the UDP header
  • writes the payload data into a FIFO

On the sender side side, it:

  • reads the payload data from a FIFO
  • adds an UDP header
  • adds an IP header
  • adds an Ethernet header

As ports to the core, MAC and IP addresses come in 3 flavours:

  • the FPGA's address
  • the incoming frame's address
  • the outgoing frame's address

UDP components

On the application side, a basic development system provides the following UDP blocks:

Additionally:

  • a kind of demultiplexer transmits the input FIFO controls to the block selected by the UDP port number
  • a kind of multiplexer sends data from any given block to the output FIFO

The blocks have to register their port number to the demultiplexer. If no block corresponds to the incoming UDP frame, the demultiplexer empties the input FIFO. The blocks have to ask for write access to the output FIFO. Access is granted on a priority based on the component indexes.

Testing

Each FPGA board has a unique MAC address, as specified by UIT. The bonjour name of the board is fpgann, where nn is the FPGA board id.

Find the board's IP address:

ping fpga30.local

The board won't answer the ping, but the terminal will show the board's IP address as found with the help of bonjour.

Personal tools
Namespaces
Variants
Actions
Navigation
Browse
Toolbox