Hardware/FPGAPoetic

(Difference between revisions)
Jump to: navigation, search
(Features)
(Leds and Buttons)
Line 15: Line 15:
 
A VHDL test code with the default UCF Files can be found at the EDA SVN Repository:
 
A VHDL test code with the default UCF Files can be found at the EDA SVN Repository:
 
* https://repos.hevs.ch/svn/eda/VHDL/fgpa_rack
 
* https://repos.hevs.ch/svn/eda/VHDL/fgpa_rack
 
= Leds and Buttons =
 
There are 4 Dil switches and 4 Leds mounted on the FPGARack board. They are not properly indicated 0 - 3 therefore see the image below.
 
 
[[File:FPGA_Rack_v1_0_LedsButtons.jpg|200px|FPGA Rack V1.0 Leds and Buttons]]
 
  
 
= Features =
 
= Features =

Revision as of 09:52, 1 October 2021

Contents

The basic idea behind this board is to have a development FPGA board, with a choice of big FPGA's and a VME compatible 2U Rack connector. The stock can be verified and updated on-line.

Type FPGA Rack Schematic UCF Description
V1.0 FPGA Rack V1.0 FPGA-Rack v1.0 Schematic PDF FPGA-Rack v1.0 UCF Files There are different FPGA mounted: Spartan 6 XC6SLX45, Spartan 6 XC6SLX100, Spartan 6 XC6SLX150

The boards are compatible with the FPGA Rack Backplane for interconnecting different boards with the help of the HES-SO Backplane Bus and the HES-SO VME IP Core.

A VHDL test code with the default UCF Files can be found at the EDA SVN Repository:

Features

  • 1 Ethernet Port
  • USB FTDI
  • Spartan 6 LX45 - LX100 - LX150
  • 2x4 Leds
  • 4 User Switches
  • 3 Buttons
  • 106.25MHz Main Clock
  • VME connector 3x32Pin compatible with POETIC Rack backplane
  • 2 Mezzanine Connector ARM-EBS and FPGA-EBS compatible
  • Powered by USB or VME Power

Programmation

V1.0 is only programmable via JTAG.

Links

Personal tools
Namespaces
Variants
Actions
Navigation
Browse
Toolbox