Hardware/FPGARackHiRADDAV1

(Difference between revisions)
Jump to: navigation, search
(Mezzanine board)
m
Line 1: Line 1:
 
{{TOC right}}
 
{{TOC right}}
  
The main purpose behind this board is to have a powerful development FPGA board specialized in high-resolution data acquisition and processing.
+
XXThe main purpose behind this board is to have a powerful development FPGA board specialized in high-resolution data acquisition and processing.
  
 
{|class=wikitable
 
{|class=wikitable

Revision as of 10:00, 15 September 2015

Contents

XXThe main purpose behind this board is to have a powerful development FPGA board specialized in high-resolution data acquisition and processing.

Type FPGA Rack Documentation Description
V1.0
Restricted access
Full documentation
Kintex7 XC7K160T-2FFG676

The HiRADDA set is composed of two boards : HiRADDA Core and HiRADDA Mezzanine.

HiSADDA is compatible with the FPGA Rack Backplane for interconnecting different boards with the help of the HVME16 version of the HES-SO Backplane Bus and the HES-SO VME IP Core.

Core features

Main board

  • nx A/D 24bits 4MSPS with 2 analog paths :
    • Direct (differential - BW DC..1GHz)
    • Through operationnal amplifier
  • 1x Xilinx Kintex7 XC7K160T-2FFG676
    • 162.24k logic cells, 25.35k slices (max 2.188Mb of distributed RAM)
    • 11.7Mb block RAM (650x18Kb / 325x36Kb)
    • 600 DSP Slices
    • GTX
  • 1x 100MHz quartz for work clock
  • 2x SATA connector (for general purpose gigabit link - expermiental)
  • 1x SSRAM (total: 4/8MiB, xxbit width)
  • 1x 32MiB Serial QuadSPI NOR Flash (one reserved for FPGA programming)
  • nx user LEDs
  • nx user DIL Switches
  • 1x JTAG Connector
  • 1x DIN41612 VME Compatible Connector 3x32 pins (only HVME16) with CMOS AC termination on all signal pins (unsoldered - expermiental)
  • 1x Low-jitter clock generator/distributor

Mezzanine board

  • n x D/A 1xbits xxxMSPS (Analog Devices AD9726), current source, with 2 analog paths :
    • Direct (differential - BW DC..200MHz)
    • Through balun/aop
  • 1x USB2 (micro USB connector, FTDI FT232HL)
  • 1x power supply

Power supply considerations

HiSADDA Power V1.00

The HiSADDA Core board has no DC/DC nor LDO chip and is only powered with a dedicated power supply card (for PCB placment constraints and thermal considerations). External power supplies needed : +12V Digital (6..20V tolerant), +/-5V Analog. It must be plugged with the HiSADDA Power board.

Please note that this board can't be powered though the DIN41612 connector (power pins intentionnaly left unrouted).

The absolute maximum power consumption of the board itself is calculated around 22.5W. At this power, thermal losses in the power supply card is predicted around 18W. Estimated total consumption for normal use is planned around 10-40W - heavily depending on used functionnalities. Active dissipation can be needed (mandatory in a rack - the FPGA fan starts when plugged in a backplane).

VME connector logic levels

The I/O bank which interfaces the VME connector is only 3.3V. Be careful with other FPGA Rack boards with 2.5V/3.3V jumper.

Programmation

This board can be programmed in 2 ways,

  • First the FPGA can be directly programmed.
  • Second the FPGA can be programmed via the onboard Flash memory (SPI x1/x4).

More explanation for FLASH programmation are available here.

Known issues

  • 0402 100Ohms LVDS termination resistors must be added under the FPGA between pins E18-D18 and H17-H18 in order to use the DDR3 chips. If not used, the outputs DDR3-FPGA_CLK0P/N and DDR3-FPGA_CLK1P/N from the AD9517-4 must be disabled !
Personal tools
Namespaces
Variants
Actions
Navigation
Browse
Toolbox