Hardware/Parallelport/PTP
From UIT
(Difference between revisions)
(→HEB Matrix) |
m (→PTP) |
||
| (2 intermediate revisions by one user not shown) | |||
| Line 4: | Line 4: | ||
== PTP == | == PTP == | ||
Precision Time Protocol board with a dedicated PTP phyter. | Precision Time Protocol board with a dedicated PTP phyter. | ||
| + | |||
{|class=wikitable | {|class=wikitable | ||
|- | |- | ||
| − | ! | + | ! Version || Photo || Schematics || Description |
|- | |- | ||
| − | | V1.0 || [[File: | + | | V1.0 || [[File:PTPBOARD_V1.jpg|300px|PTP BOARD V1.0]] || [[Media:???.pdf|FPGA PTP Schematics PDF]] || Parallelboard PTP extension |
|- | |- | ||
|} | |} | ||
[[Category:Hardware]] [[Category:Parallelport]] | [[Category:Hardware]] [[Category:Parallelport]] | ||
Latest revision as of 15:16, 25 November 2013
|
PTP
Precision Time Protocol board with a dedicated PTP phyter.
| Version | Photo | Schematics | Description |
|---|---|---|---|
| V1.0 |  |
FPGA PTP Schematics PDF | Parallelboard PTP extension |
