Hardware/Parallelport/PTP
(Difference between revisions)
(→HEB Matrix) |
(→PTP) |
||
| Line 4: | Line 4: | ||
== PTP == | == PTP == | ||
Precision Time Protocol board with a dedicated PTP phyter. | Precision Time Protocol board with a dedicated PTP phyter. | ||
| + | |||
| + | [[File:PTP_ETH _BOARD.jpg|600px|FPGA EBS V2.1]] | ||
| + | |||
{|class=wikitable | {|class=wikitable | ||
|- | |- | ||
Revision as of 14:52, 25 November 2013
|
PTP
Precision Time Protocol board with a dedicated PTP phyter.
| Type | PTP Parallelboard | Schematic | Description |
|---|---|---|---|
| V1.0 | PTP | FPGA PTP Schematic PDF | Parallelboard PTP extension |
