Main Page

(Difference between revisions)
Jump to: navigation, search
m (News)
Line 4: Line 4:
  
 
== News ==
 
== News ==
 +
'''Synplify 2012.3-SP1''' has been released with:
 +
* ISE 14.1 Support including Xilinx 7 series
 +
* Safe FSM with user-defined and automated recovery logic and error correction
 +
 
'''HDL-Designer 2011.1''' has been released with:
 
'''HDL-Designer 2011.1''' has been released with:
 
* Improved VHDL 2008 Language Support (Unconstrained Element Types, Sensitivity list "all" construct, Matching case statements)
 
* Improved VHDL 2008 Language Support (Unconstrained Element Types, Sensitivity list "all" construct, Matching case statements)

Revision as of 09:27, 4 June 2012

Contents

Welcome to the HES-SO Valais Wallis EDA Wiki

This is the knowledge database of the HES-SO Valais Wallis Digital Hardware Team. It's the place to share experiences, findings, how-to's and everything else about EDA, HDL, FPGAs and related topics.

News

Synplify 2012.3-SP1 has been released with:

  • ISE 14.1 Support including Xilinx 7 series
  • Safe FSM with user-defined and automated recovery logic and error correction

HDL-Designer 2011.1 has been released with:

  • Improved VHDL 2008 Language Support (Unconstrained Element Types, Sensitivity list "all" construct, Matching case statements)
  • Support for SVN 1.7

Xilinx ISE 14.1 has been released. Interesting features:

  • Further integration of the 7 series, especially Zynq-7000 EPP
  • MicroBlaze performance improvements
  • extended AXI4 support

ModelSim/Questa 10.1b has been released. Interesting new features:

  • Further support for VHDL 2008.
  • Increased usability of SystemVerilog and UVM.

Content

Stay Up-to-date

Sign up to our RSS Feed -> EDA Wiki RSS Feed

Getting started

Personal tools
Namespaces
Variants
Actions
Navigation
Browse
Toolbox