Projects
(Difference between revisions)
m |
|||
| Line 6: | Line 6: | ||
An internal research project on the [[Standards/Ethernet_PTP|IEEE Std 1588 - Precision Time Protocol]]. | An internal research project on the [[Standards/Ethernet_PTP|IEEE Std 1588 - Precision Time Protocol]]. | ||
| − | == | + | == EzCat == |
| − | + | Project in collaboration with HEIG-VD | |
| − | * [https:// | + | * [[Projects/EzCat|EzCat Project]] |
| + | * [https://projects.hevs.ch/index.php?path_info=projects%2F46 Active Collab EzCat] | ||
== AMBAdraw (a.k.a. AMBArchitect) == | == AMBAdraw (a.k.a. AMBArchitect) == | ||
| Line 37: | Line 38: | ||
* [http://isi.hevs.ch/valais/swisscube.html ISI Project Page] | * [http://isi.hevs.ch/valais/swisscube.html ISI Project Page] | ||
| − | == | + | == USBCypress == |
| − | + | This is a VHDL IP core which allows to connect a FPGA to PC over USB with help of a Cypress USB driver chip | |
| − | + | * [https://svn.hevs.ch/trac/usbcypress USB Cypress Trac Wiki] | |
| − | * [https:// | + | |
| − | + | ||
[[Category:Projects]] | [[Category:Projects]] | ||
Revision as of 08:08, 25 May 2012
|
Here you can find a list of EDA projects carried out at the HES-SO//VS
PTP
An internal research project on the IEEE Std 1588 - Precision Time Protocol.
EzCat
Project in collaboration with HEIG-VD
AMBAdraw (a.k.a. AMBArchitect)
Graphical user interface (GUI) for GRLIB-AMBA
Math2Mat
Automatically translate mathematical formulas to VHLD code, inclusive optimisation and testbench in SystemVerilog.
Microcone
An intelligent Microphone to record group conversations
MAC IP
An Ethernet Transceiver IP for FPGA
FPGA-EBS
FPGA Development Card
Swiss Cube
USBCypress
This is a VHDL IP core which allows to connect a FPGA to PC over USB with help of a Cypress USB driver chip
