Projects
(Difference between revisions)
m (→FPGA-EBS) |
m |
||
| Line 1: | Line 1: | ||
{{TOC right}} | {{TOC right}} | ||
| − | ''' Here you can find a list of | + | ''' Here you can find a list of Infotronics projects carried out at the HES-SO//VS ''' |
| + | = EDA = | ||
== PTP == | == PTP == | ||
An internal research project on the [[Standards/Ethernet_PTP|IEEE Std 1588 - Precision Time Protocol]]. | An internal research project on the [[Standards/Ethernet_PTP|IEEE Std 1588 - Precision Time Protocol]]. | ||
| Line 34: | Line 35: | ||
HES-SO//Vs [[Hardware/FPGAEBS|FPGA Development Board]] | HES-SO//Vs [[Hardware/FPGAEBS|FPGA Development Board]] | ||
* [http://isi.hevs.ch/valais/fpga-board.html ISI Project Page] | * [http://isi.hevs.ch/valais/fpga-board.html ISI Project Page] | ||
| − | |||
| − | |||
| − | |||
== USBCypress == | == USBCypress == | ||
This is a VHDL IP core which allows to connect a FPGA to PC over USB with help of a Cypress USB driver chip | This is a VHDL IP core which allows to connect a FPGA to PC over USB with help of a Cypress USB driver chip | ||
* [https://svn.hevs.ch/trac/usbcypress USB Cypress Trac Wiki] <-- deprecated | * [https://svn.hevs.ch/trac/usbcypress USB Cypress Trac Wiki] <-- deprecated | ||
| + | |||
| + | |||
| + | = Telecom = | ||
| + | |||
| + | = Embedded Systems = | ||
| + | == Swiss Cube == | ||
| + | * [http://isi.hevs.ch/valais/swisscube.html ISI Project Page] | ||
| + | |||
| + | |||
| + | |||
[[Category:Projects]] | [[Category:Projects]] | ||
Revision as of 13:12, 6 June 2012
|
Here you can find a list of Infotronics projects carried out at the HES-SO//VS
EDA
PTP
An internal research project on the IEEE Std 1588 - Precision Time Protocol.
EzCat
Project in collaboration with HEIG-VD
AMBAdraw (a.k.a. AMBArchitect)
Graphical user interface (GUI) for GRLIB-AMBA
Math2Mat
Automatically translate mathematical formulas to VHLD code, inclusive optimisation and testbench in SystemVerilog.
Microcone
An intelligent Microphone to record group conversations
MAC IP
An Ethernet Transceiver IP for FPGA
FPGA-EBS
HES-SO//Vs FPGA Development Board
USBCypress
This is a VHDL IP core which allows to connect a FPGA to PC over USB with help of a Cypress USB driver chip
- USB Cypress Trac Wiki <-- deprecated
