Projects

From UIT
Revision as of 15:13, 23 February 2012 by Guo (Talk | contribs)
Jump to: navigation, search

Contents

Here you can find a list of EDA projects carried out at the HES-SO//VS

USBCypress

This is a VHDL IP core which allows to connect a FPGA to PC over USB with help of a Cypress USB driver chip

AMBAdraw (a.k.a. AMBArchitect)

Graphical user interface (GUI) for GRLIB-AMBA

Math2Mat

Automatically translate mathematical formulas to VHLD code, inclusive optimisation and testbench in SystemVerilog.

Personal tools
Namespaces
Variants
Actions
Navigation
Browse
Toolbox