Projects/CubeCluster
From UIT
(Difference between revisions)
(→Further Infos) |
|||
| (6 intermediate revisions by one user not shown) | |||
| Line 1: | Line 1: | ||
{{TOC right}} | {{TOC right}} | ||
| − | + | === CubeCluster Project === | |
| − | + | [[File:Intel_edison_reduced.png|200px|thumb|Intel Edison System|right]] | |
| − | CubeCluster is a development project for the pico-satellite CubeSat. It is an low-power high-performance processing board unit for | + | [[File:Igloo.png|200px|thumb|Igloo FPGA|right]] |
| − | + | CubeCluster is a development project part for the pico-satellite CubeSat. It is an low-power high-performance image processing board unit for CubeSat, allowing a high speed data treatment and low power consumption. | |
| − | The CubeCluster unit deals with a multiprocessor architecture based on | + | The CubeCluster unit deals with a multiprocessor architecture based on Intel Edison SoCs which can reduce the consumption significally. On the the second hand, a FPGA acts as master device onboard for the data acquisition and data IO routing. The FPGA focuses on scheduling of the data treatements which are parallelized on each Intel Edison SoC. |
= Further Infos = | = Further Infos = | ||
| − | [[Projects/CubeCluster/Demonstrator|Demonstrator]] | + | * [[Hardware/FPGARackEdison|Hardware]] |
| + | * [[Projects/CubeCluster/Demonstrator|Demonstrator]] | ||
| + | * [http://www.hevs.ch/fr/rad-instituts/institut-systemes-industriels/projets/low-power-high-performance-unit-for-cubesat-10440 Short presentation] | ||
Latest revision as of 13:13, 8 August 2016
|
CubeCluster Project
CubeCluster is a development project part for the pico-satellite CubeSat. It is an low-power high-performance image processing board unit for CubeSat, allowing a high speed data treatment and low power consumption. The CubeCluster unit deals with a multiprocessor architecture based on Intel Edison SoCs which can reduce the consumption significally. On the the second hand, a FPGA acts as master device onboard for the data acquisition and data IO routing. The FPGA focuses on scheduling of the data treatements which are parallelized on each Intel Edison SoC.
