There is currently no text in this page. You can search for this page title in other pages, or search the related logs.
SystemVerilog syntax
From UIT
This page has been deleted. The deletion and move log for the page are provided below for reference.
- 09:47, 8 February 2012 Admin eda (Talk | contribs) deleted "SystemVerilog syntax" (content was: "{{TOC right}} == Integer data types == {| class=wikitable |- |'''Type'''||'''States'''||'''Language''' ||'''Size [bits]''' || |- |shortint || 2 || SystemVerilog || 16 || signed integer |- ...")