Talk:Standards/HEI 'VME' Backplane Bus
From UIT
(Difference between revisions)
m (moved Talk:Standards/HEVs 'VME' Backplane Bus to Talk:Standards/HEI 'VME' Backplane Bus: HEVs is not an official name anymore) |
|||
| (2 intermediate revisions by one user not shown) | |||
| Line 2: | Line 2: | ||
* VME - Critical : Wait cycles... or not ? | * VME - Critical : Wait cycles... or not ? | ||
* VME - Note : Data parity -> Hamming | * VME - Note : Data parity -> Hamming | ||
| − | * ETH - Note : Ethernet communication TTP or Adele register based | + | * VME - Critical : CPU/FPGA Side Interface ? |
| − | * ETH - Critical | + | * ETH - Note : Ethernet communication TTP (Trivial Transmission Protocol) or Adele register based |
| + | * ETH - Critical : Fix bug Ethernet (RAM full, CRC error) | ||
* ETH - Note : RAM - FIFO thing | * ETH - Note : RAM - FIFO thing | ||
| + | |||
| + | == Prefinal version of HEVs VME bus == | ||
| + | |||
| + | The command/control bits will have their name changed soon... | ||
| + | Implementation : In progress. | ||
Latest revision as of 12:36, 12 December 2016
- VME - Critical : Write error indication to master (latency implications...)
- VME - Critical : Wait cycles... or not ?
- VME - Note : Data parity -> Hamming
- VME - Critical : CPU/FPGA Side Interface ?
- ETH - Note : Ethernet communication TTP (Trivial Transmission Protocol) or Adele register based
- ETH - Critical : Fix bug Ethernet (RAM full, CRC error)
- ETH - Note : RAM - FIFO thing
Prefinal version of HEVs VME bus
The command/control bits will have their name changed soon... Implementation : In progress.
