Synchro
(Difference between revisions)
Line 5: | Line 5: | ||
The semester counts 15 weeks and ends with a little project. | The semester counts 15 weeks and ends with a little project. | ||
− | The aim to the project is to synchronise | + | The aim to the project is to synchronise an AC motor used as a generator to a reference 50 HZ signal. |
== Specification == | == Specification == | ||
Line 13: | Line 13: | ||
The reference signal and the generator output are digitised to 1 bit with the help of two comparators. | The reference signal and the generator output are digitised to 1 bit with the help of two comparators. | ||
The digital circuit receives these signals and controls a DC motor coupled to the generator. | The digital circuit receives these signals and controls a DC motor coupled to the generator. | ||
+ | |||
+ | === Circuit === | ||
+ | |||
+ | == Components == | ||
== Semester organization == | == Semester organization == |
Revision as of 13:47, 28 November 2014
|
The Filière Energie et Techniques environnementales (FET) has the digital systems course and labs in the 3rd (autumn) semester. The semester counts 15 weeks and ends with a little project.
The aim to the project is to synchronise an AC motor used as a generator to a reference 50 HZ signal.
Specification
Function
The reference signal and the generator output are digitised to 1 bit with the help of two comparators. The digital circuit receives these signals and controls a DC motor coupled to the generator.
Circuit
Components
Semester organization
Week schedule
Week | Course | Lab |
---|---|---|
1 | NUM / COM | PHA - phase accuracy display (introduction to the tools) |
2 | COM / KAR | NUM - numbers and operations |
3 | KAR / MUX | ADD - binary adder |
4 | MUX / LST | MUL - multiplier |
5 | LST / LAT | PHD - phase detector |
6 | LAT | PHD |
7 | CNT | PHU - phase unwrapper |
8 | FSM | COM - Serial port receiver |
9 - 15 | project |