HDL-Designer 💀 & Modelsim 📈 & ISE 🍃 Cheatsheet

 ALAIS

HDL Shortcuts	Modelsim Shortcuts	Simulation	How to Program an FPGA
— File Save Ctrl+s ⇒ Print Ctrl+p □ Undo / Redo Ctrl+z/y — Edit	→ Standard ▷ Load □ Save Ctrl+s □ Print □ Copy Element Ctrl+c	Start Simulation — 1. Select Testbench to simulate 2. Compile Compile through components Compile toplevel only	1. Generate Design using HDL-Designer
Image: Copy Element Ctrl+c Image: Paste Element Ctrl+v Image: Copy Element Ctrl+v Image: Copy Element Ctrl+x Image: Copy Element Ctrl+x<	Paste Element Ctrl+v Cut Element Ctrl+x Undo / Redo Ctrl+z/y Mode Select Mode Select Mode Toom Mode	 Compile through blocs only Compile design root (ifdef) Select file 	 2. Test Design in Simulation MethodelSim Flow: Generate MethodelSim Compile ModelSim Simulate 3. Synthesize Design
View All Home Soom In/Out Shift+Up/Down Pan Left/Right Pan Up/Down Wheel	Zoom Image: Solution of the second	Waveform Signals Add Signal Select Signal Simulate ⇒	Launch ISE chronometer vhd Prepare for Synthesis Generate Concatenate HDL Trim libraries Concatenate Design Launch iMPACT chronometer bit
 View Generated HDL Ctrl+g Object Properties Alt+Enter Connect Alt+c Disconnect Shift+Alt+c Add 	<pre></pre>	Display ⇒ Add Wave Weighting Constraints Run (commands) run <time> run for given time run 100 us run until weit in TB</time>	Processes: EIN_chrono - struct Design Summary/Reports Design Utilities User Constraints Synthesize - XST Implement Design Generate Programming File Configure Target Device
1, Add Signal s 1, Add Bus u Image: State of the state of	 Jump to next/prev rising edge Simulation ■ Restart Simulation ■ Run ■ Run All ■ Break Simulation 	run <time> run -all restart = force restart</time>	5. Programming FPGA To UNITY
Add Blue Bloc b Add Green Component c Add Yellow Embedded Code e	The simulation Stop Simulation	Time Units sec ms(10 ⁻³) us(10 ⁻⁶) ns(10 ⁻⁹) ps(10 ⁻¹²) Designed by A	Don't Panic

HDL-Designer 💀 & Modelsim 📈 & ISE 🍃 Cheatsheet





Designed by AmA & ZaS - 2020 - Icons made by Freepik from Flaticon

HDL-Designer 💀 & Modelsim 📈 & ISE **> Cheatsheet**



FOR Generate frames allow to create n iterations of the same structure



Watch out !

Here, we will do this block with i from (0 to 7) Signal undo must be at least (7 DOWNTO 0) But signal andout must be at least (8 DOWNTO 0) (as we have andout(i+1), so when $i = 7 \implies i+1 = 8$) Also, ensure that the first bit andout(0) is connected.



IF Generate frames allow to create structure if a given condition is fulfilled

Here, the IF Generate tells HDL to create the AND gate only if i < 7. So, when i will be 7 (or more if it could), the gate would not be generated, and so andout stays in the bounds (7 DOWNTO 0).

HDL-Designer 💀 & Modelsim 📈 & ISE **> Cheatsheet**

1st rule Same clock and reset Each sequential logic uses the same clock and reset Correct Not correct 3rd rule Clock connection No control of the clock with a logical element Not correct Correct 5th rule Initial state р Every sequential logic needs to be initialized at the beginning CLK Synchronous bloc 7th rule Synchronisation Synchronization Inputs needs to be synchonized with D-FlipFlops Correct 9th rule Gate fan-out Evaluate the fan-in and fan-out of the gates

2nd rule No use of gate delay's Never use logical elements to create a delay

Hes·so

Correct

the circuit

4th rule

Reset connections

I/O connections Input must not be left in high impedance Outputs must not be short-circuited (unless tristates are used)

Asynchronous inputs cannot be used to create a functionality of

CORRECT All ingos wind Subtractioned Subtrac

8th rule

Asynchronous reset

The internal reset disappearance must be synchronous to the clock, but its appearance is asynchronous



Not correct

Maximal clock frequency

 $T_{min} \leq T_{ClkQ_{max}} + TQD_{max} + T_{skew} - T_{setup_{max}}$

- TClkQ delay time between the clock edge and the flip-flop output Q • TQDmax - delay of the longest chain of gates between an output Q of a sequential
- TQDmax delay of the longest chain of gates between an output Q of a sequential logic and an input D of a sequential logic responsive to the same edge of the same clock
- Tskew is the clock shift with respect to the clock inputs of the sequential logic
- Tsetup is the setup time of the sequential logic