Libero IDE presentation

From FSI
Revision as of 12:02, 21 December 2020 by Francois.corthay (Talk | contribs)
Jump to: navigation, search

Contents

Libero IDE is used to program the Microchip FPGAs.

Work environment

At HEI, we laucnch Libero IDE directly from HDL Designer.

Files

The necessary design files are in $PATH/Board/Libero. They consist of:

$DESIGN.prjx
synthesis/$DESIGN_syn.prj
designer/impl1/$DESIGN.adb
designer/impl1/$DESIGN.ide_des
designer/impl1/$DESIGN.pdb

These files are copied in a temporary directory which will be additionally populated by the numerous design files generated by the deign tool.

Tasks

Launching the tools is done in two steps.

  • with the top-level block selected, the prepare for synthesis task does the following:
    • the design tool generates a single VHDL file
    • the trimLibs.pl script replaces all library definitions with the one of work
  • the Libero Project Navigator task does the following:
    • the Update prjx.pl script updates the paths specified in the .prjx file to reflect the project location's.
    • the Libero IDE is launched
Personal tools
Namespaces
Variants
Actions
Navigation
Modules / Projects
Browse
Toolbox