



A2F-DEV-KIT



DVP-100-000-288-001 REV F

Page NO	TITLE
01	TITLE BLOCK
02	POWER SUPPLIES REGULATORS 3.3V&5.5V
03	POWER SUPPLY REGULATORS 1.8V, 10V +/-15V & 1.5V
04	DIGITAL PWR&GND
05	ANALOG SIGNAL PWR& GND
06	ANALOG SIGNAL
07	OBD_DACOUT
08	JTAG CHAIN PROGRAMMING
09	OLED DISPLAY
10	MSS BLOCK PAGE 1
11	MSS BLOCK PAGE 2
12	USER DEBUG LOGIC
13	UART Port0
14	UART Port1
15	ETHERNET INTERFACE-RMII MODE
16	MEMORY SECTION
17	MEMORY 3.3V
18	MEMORY 1.8V
19	SRAM 16MBIT (1M x 16)
20	64MBIT PARALLEL FLASH INTERFACE

Page NO	TITLE
21	AGL 125 CS289 3.3V SIG
22	AGL 125 CS289 1.8V SIG
23	AGL 125 & EXPANSION HEADER
24	PSRAM & FLASH I/F'S
25	AGL 125 CS289 PWR/GND
26	F2-500, MEMORY & NC PINS
27	F2-500 Conn & DirectC
28	MIXED SIG CONNECTOR
29	CAN INTERFACE
30	ETHER CAT BLOCK DIAGRAM
31	ETHER CAT INTERFACE
32	ETHER CAT PORT0
33	ETHER CAT PORT1
34	ETHER CAT LEDS & CONFIG
35	ETHER CAT PWR & GND




Project Name:		A2F-DEV-KIT	
Rev	Part Number:		
F	ACTEL-DVP-100-000-288-001	PACTRON: 305-PD-10-237	
Originator:			
LINGAMOORTHY ARUMUGAM			
Size	Date:		
B	Tuesday, March 30, 2010	Sheet 1 of 35	


POWER SUPPLY REGULATORS 3.3V & 5V




5V TO 3.3V LOGIC @ 2A



PWR & GND TEST POINTS




5V JACK SUPPLY




Actel		
A2F-DEV-KIT		
Size B	Document Number POWER SUPPLY REGULATORS 3.3V & 5V	Rev F
Date:	Tuesday, March 30, 2010	Sheet 2 of 35

DIGITAL PWR & GND


FPGA BLOCK POWER SUPPLY




DIGITAL GROUND



DECOUPLING CAPACITORS





MSS BLOCK POWER SUPPLY




Actel A2F-DEV-KIT		
Title DIGITAL PWR & GND	Document Number DIGITAL PWR & GND	Rev F
Date: Tuesday, March 30, 2010	Sheet 4 of 35	

ANALOG SIGNAL PWR & GND


ANALOG BLOCK



ANALOG POWER SUPPLY




ANALOG GROUND





Actel		
A2F-DEV-KIT		
Size B	Document Number	Rev F
ANALOG SIGNAL PWR & GND		
Date:	Tuesday, March 30, 2010	Sheet 5 of 35


ANALOG SIGNAL



LAYOUT NOTE:
PLACE THE CAPACITORS AND RESISTORS IN "RC" CLOSE TO FPGA PIN




DEMO F2 COMPARATOR






Place jumpers between pin 3&4 and 7&8

Input to OP-AMP	Shunt b/w JP4 pins	
U44	1	3
U51	7	9



Actel		
A2F-DEV-KIT		
Title	ANALOG SIGNAL	
Size B	Document Number	Rev F
Date:	Tuesday, March 30, 2010	Sheet 6 of 35


OBD_DACOUT




Title		
A2F-DEV-KIT		
Size B	Document Number	Rev F
	OBD_DACOUT	
Date:	Tuesday, March 30, 2010	Sheet 7 of 35

JTAG CHAIN PROGRAMMING


F2 JTAG



AGL JTAG




JTAG DEVICE OPTION




CONFIGURATION 1

F2-200 IN CHAIN




CONFIGURATION 2

F2-200 & AGL.P.D.A.I.S.Y CHAINED




2:1 MUX/DEMUX


Layout note:
Place these resistors
close to MUX



RVI HEADER



LC JTAG HEADER




FP4 HEADER

R16 & R129 should be shared at "FP4_TCK" net side


INPUT SELECTING OPTION

JTAG Config	Shunt b/w JP7 pins	
LCPS	1	2
RVI	2	3



Title		
A2F-DEV-KIT		
Size B	Document Number	Rev F
	JTAG CHAIN PROGRAMMING	
Date:	Tuesday, March 30, 2010	Sheet 8 of 35

OLED DISPLAY



	I2C INTERFACE	SPI INTERFACE
BS1	1	0
BS2	0	0




Actel

A2F-DEV-KIT


Title		
A2F-DEV-KIT		
Size A	Document Number	Rev F
	OLED DISPLAY	
Date:	Tuesday, March 30, 2010	Sheet 9 of 35

Fusion2 MSS SPI Interface




MSS BLOCK PAGE 2


SPI FLASH




SPI loop back




SPI CONFIGURATION--1



SPI CONFIGURATION--2(LOOP BACK)




Extra Slave Device



Title		
A2F-DEV-KIT		
Size B	Document Number	Rev F
	MSS BLOCK PAGE 2	
Date:	Tuesday, March 30, 2010	Sheet 11 of 35



USER DEBUG LOGIC

PUSH BUTTON SYSTEM RESET FOR DUT








Notes:
R35 need to place at U15


A2F_DIP




TEST & NAVIGATION SWITCHES



TEST LEDS
















OSC-50 MHz






Title		
A2F-DEV-KIT		
Size B	Document Number	Rev F
	DEBUG CIRCUITS	
Date:	Tuesday, March 30, 2010	Sheet 12 of 35

UART PORT 0





Title		
Actel A2F-DEV-KIT		
Size B	Document Number	Rev F
	USB to UART CIRCUITS	
Date:	Tuesday, March 30, 2010	Sheet 13 of 35

UART PORT 1




Title		
Actel A2F-DEV-KIT		
Size A	Document Number UART PORT 1	Rev F
Date: Tuesday, March 30, 2010	Sheet 14	of 35

ETHERNET INTERFACE-RMII MODE




Title		
Actel		
A2F-DEV-KIT		
Size B	Document Number	Rev F
	ETHERNET INTERFACE-RMII MODE	
Date:	Tuesday, March 30, 2010	Sheet 15 of 35

MEMORY SECTION



Actel		
Title A2F-DEV-KIT		
Size A	Document Number MEMORY SECTION	Rev F
Date:	Tuesday, March 30, 2010	Sheet 16 of 35


3.3V MEMORY SECTION



On ADDR[0] → Add a 1K ohm to GND

Note: Pull Up STS 3.3V through 1K
 VPEN : Pull up H/L through and external Jumper?
 If BYTE# is High then parts are accessible in 16 Bit Mode and ADDR0 of the Flash is turned off. Hence ADDR[21:0] of F2 will go to ADDR[22:1] of the Flash

Place the two Jumpers next to each other as shown below



SRAM 1		SRAM 2		Config
CE1#	CE2	CE1#	CE2	
0	1	0	0	SRAM 1 is Enabled and SRAM 2 is Disabled
0	0	0	1	SRAM 2 is Enabled and SRAM 1 is Disabled
1	1	1	0	SRAM 1,2 is disabled
1	0	1	1	SRAM 1,2 is disabled


Flash 1			Flash 2			Config
CE2	CE1	CE0	CE2	CE1	CE0	
0	0	0	0	0	0	1 Flash 1 is Enable and Flash 2 is disabled
0	0	1	0	0	0	0 Flash 2 is Enable and Flash 1 is disabled
0	1	0	0	1	1	1 Flash 1,2 is disabled
0	1	1	0	1	0	0 Flash 1,2 is disabled



Actel		
A2F-DEV-KIT		
Size A	Document Number 3.3V MEMORY SECTION	Rev F
Date:	Tuesday, March 30, 2010	Sheet 17 of 35

1.8V MEMORY SECTION

1.8V Interface




Actel

A2F-DEV-KIT


Title		
A2F-DEV-KIT		
Size A	Document Number	Rev F
1.8V MEMORY SECTION		
Date:	Tuesday, March 30, 2010	Sheet 18 of 35

64MBIT PARALLEL FLASH INTERFACE



Actel		
A2F-DEV-KIT		
Title	64MBIT PARALLEL FLASH INTERFACE	
Size B	Document Number	Rev F
Date:	Tuesday, March 30, 2010	Sheet 20 of 35


1.8V MEMORY INTERFACE TO PSRAM/FLASH DEVICE



Actel		
A2F-DEV-KIT		
Size B	Document Number 1.8V Memory Interface to PSRAM/Flash device	Rev F
Date:	Tuesday, March 30, 2010	Sheet 22 of 35


AGL 125 & EXPANSION HEADER

AGL 125 CS289 IO




BANK3

A2F EMC EXPANSION HEADER




Actel		
Title		
A2F-DEV-KIT		
Size B	Document Number	Rev F
AGL 125 & EXPANSION HEADER		
Date:	Tuesday, March 30, 2010	Sheet 23 of 35

PSRAM 128MBIT (8M x 16)




FLASH 128MBIT (8M x 16)




Title		
A2F-DEV-KIT		
Size B	Document Number	Rev F
	PSRAM & FLASH VFS	
Date:	Tuesday, March 30, 2010	Sheet 24 of 35


AGL 125 CS289 PWR/GND




DECAPS FOR I/O BANK0 & BANK1



DECAPS FOR I/O BANK2 & BANK3




DECAPS FOR VCORE




Actel		
A2F-DEV-KIT		
Title		
Size B	Document Number	Rev F
	AGL 125 CS289 PWR/GND	
Date:	Tuesday, March 30, 2010	Sheet 25 of 35


F2-500 PINS



MEMORY INTERFACE




NC PINS



Actel		
A2F-DEV-KIT		
Title	Document Number	Rev
	F2-500, MEMORY & NC PINS	F
Date:	Tuesday, March 30, 2010	Sheet 26 of 35


F2-500 CONN & DIRECTC

A2F500 IO HEADER




LVDS_TX TERMINATION



PLACE THESE COMPONENTS CLOSE TO FPGA



LVDS_RX TERMINATION




Direct C Programming



Actel			
A2F-DEV-KIT			
Title	Document Number		
Size	F2-500 CONN & DIRECTC		
Date:	Tuesday, March 30, 2010	Sheet	27 of 35




MIXED SIGNAL CONNECTOR




MANUFACTURER P/N = FTSH-150-04-L-D-RA
 MANUFACTURER = Samtec

Matting connector " CLP-150-02-L-DH"




CORE PWM




Actel			
A2F-DEV-KIT			
Title	MIXED SIGNAL CONNECTOR		
Size B	Document Number	Rev F	
Date:	Tuesday, March 30, 2010	Sheet	28 of 35

CAN INTERFACE



Actel		
Title		
A2F-DEV-KIT		
Size B	Document Number	Rev F
CAN INTERFACE		
Date:	Tuesday, March 30, 2010	Sheet 29 of 35






Actel

A2F-DEV-KIT




Size A	Document Number ETHER CAT BLOCK DIAGRAM	Rev F
-----------	---	----------

Date: **Tuesday, March 30, 2010** Sheet **30** of **35**






Title		
A2F-DEV-KIT		
Size B	Document Number	Rev F
	ETHER CAT INTERFACE	
Date:	Tuesday, March 30, 2010	Sheet 31 of 35

ETHER CAT PORT 0



Actel		
A2F-DEV-KIT		
File	ETHER CAT PORT 0	
Size	Document Number	Rev
C	ETHER CAT PORT 0	F
Date:	Tuesday, March 30, 2010	Sheet 32 of 35

ETHER CAT PORT 1




Actel		
A2F-DEV-KIT		
File	ETHER CAT PORT 1	
Size	Document Number	Rev
C	ETHER CAT PORT 1	F
Date:	Tuesday, March 30, 2010	Sheet 33 of 35

The Link/Activity-LED must be located either in the R345 connector or directly besides the connector of the IN-Port.

No LEDs have to be connected to the PHYs!

Link/Activity Port_0




POR Value:
P_CONF[0]= 1 (Port0 = MII)

The Link/Activity-LED must be located either in the R345 connector or directly besides the connector of the IN-Port.

No LEDs have to be connected to the PHYs!


Link/Activity Port_1



POR Value:
P_CONF[1]= 1 (Port1 = MII)

The RUN-LED shall be viewable without removing covers or parts from the devices

RUN/E²PROM-Size



POR Value:
E²PROM-Size = 0 (16 kBit)

{31.32} C25_ENA << R327 4.7K 1% CLK250UT2 (PDI31) disabled

{31.32} C25_SHI[0] << R328 4.7K 1%
{31.32} C25_SHI[1] << R329 4.7K 1%

TX Shift [1:0]	00 = 0 ns
MII TX signals delayed by (0 ns for KS8721BL)	01 = 10 ns
	10 = 20 ns
	11 = 30 ns

{31} CLK_MODE[0] << R331 4.7K 1% V3P3
{31} CLK_MODE[1] << R330 4.7K 1%

CPU_CLK_MODE [1:0] (config for PD[7])	00 = off
	01 = 25 MHz
	10 = 20 MHz
	11 = 10 MHz

{31.33} P_MODE[0] << R333 4.7K 1%
{31.33} P_MODE[1] << R332 4.7K 1%

2 EtherCAT Ports enabled (P_MODE[1:0] = 00)

{31.33} Trans-Mode-Ena << R334 4.7K 1% Transparent Mode disabled (TRANS_MODE_ENA = 0)

{31} PHYAD_OFF << R335 4.7K 1% PHY Address Offset = 0



{31.32.33} MI_CLK/LINKPOL << R336 1K 1% Link Polarity = 0
(specific for Micrel KS8721BL, because of undocumented internal Pull-Up of 12.5K+30%)

MII Ports	PD (R336)	cross current	MI_CLK current (max.)
1 Port	R=2K 5%	Iq=0,3mA	Ip=1,5mA
2 Ports	R=1K 5%	Iq=0,7mA	Ip=2,7mA
3 Ports	R=680R 5%	Iq=1,0mA	Ip=3,5mA (ext. clk_driver recommended)
4 Ports	R=510R 1%	Iq=1,4mA	Ip=4,25mA (ext. clk_driver recommended)



Actel		
Title A2F-DEV-KIT		
Size B	Document Number ETHER CAT LEDS & CONFIG	Rev F
Date:	Tuesday, March 30, 2010	Sheet 34 of 35

EHTER CAT DECAPS



Title		
Actel A2F-DEV-KIT		
Size	Document Number	Rev
B	ETHER CAT PWR & GND	F
Date:	Tuesday, March 30, 2010	Sheet 35 of 35