Hardware/Parallelport/heb inverter

From UIT
Revision as of 12:52, 17 January 2022 by Francois.corthay (Talk | contribs)
Jump to: navigation, search

Contents

Inverter board

The board was designed for the ETE ELN-inverter lab.

It receives 4 PWM signals to drive an H-Bridge. The bridge is followed by an LC-lowpass and a transformer.

A sigma-delta ADC reads the LC filter output and enables to adjust the output voltage.

Version Photo Schematics Stock
V1.0 HEB-Synchro HEB-inverter Schematic PDF 16fully mounted

Dead time

The dead time estimation for the H-Brige has been setimated by augmenting it an monitoring the power consumption of the system. The daead time was given by a counter clocked at 66 MHZ, but with a different number of bits for each measure. 3 | 860 4 | 170 5 | 70 6 | 70

Personal tools
Namespaces
Variants
Actions
Navigation
Browse
Toolbox