Hardware/Parallelport/heb synchro

From UIT
(Difference between revisions)
Jump to: navigation, search
(Created page with "{{TOC right}} == Synchro == The board was designed for the [http://wiki.hevs.ch/ete/index.php5/Main_Page ETE] [http://wiki.hevs.ch/ete/index.php5/Synchro ELN-synchro lab]. {...")
 
(Synchro)
 
(5 intermediate revisions by 2 users not shown)
Line 1: Line 1:
 
{{TOC right}}
 
{{TOC right}}
== Synchro ==
+
== Synchro board and assembly ==
  
 
The board was designed for the [http://wiki.hevs.ch/ete/index.php5/Main_Page ETE] [http://wiki.hevs.ch/ete/index.php5/Synchro ELN-synchro lab].
 
The board was designed for the [http://wiki.hevs.ch/ete/index.php5/Main_Page ETE] [http://wiki.hevs.ch/ete/index.php5/Synchro ELN-synchro lab].
 +
 +
It receives 2 sinewaves: one from a 50 Hz function generator and one from the AC generator. These signals are triggered at 0 V in order to deliver logic-level signals to the FPGA.
 +
 +
The FPGA delivers a PWM output which controls a power switch. The switch then drives the DC motor.
  
 
{|class=wikitable
 
{|class=wikitable
 
|-  
 
|-  
! Version || Photo || Schematics || Description
+
! Version || Photo || Schematics || Stock
 +
|-
 +
| V2.0 ||[[File:HEB Synchro v2.jpg|200px|HEB-Synchro]] || [[Media:FPGA_PP_HEB_synchro.pdf|HEB-Synchro Schematic PDF]] || [[Hardware/Stock_PP#HEB_Synchro|16fully mounted]]
 
|-
 
|-
| V1.0 ||[[File:HEB Synchro v1.jpg|200px|HEB-Synchro]] || [[Media:heb_synchro.pdf|HEB-Synchro Schematic PDF]] || HEB Synchro
+
| V1.0 ||[[File:HEB Synchro v1.jpg|200px|HEB-Synchro]] || [[Media:FPGA_PP_HEB_synchro.pdf|HEB-Synchro Schematic PDF]] || [[Hardware/Stock_PP#HEB_Synchro|12 fully mounted]]
 
|}
 
|}
  
 
[[Category:Hardware]] [[Category:Parallelport]] [[Category:HEB]]
 
[[Category:Hardware]] [[Category:Parallelport]] [[Category:HEB]]

Latest revision as of 11:19, 14 October 2021

Contents

Synchro board and assembly

The board was designed for the ETE ELN-synchro lab.

It receives 2 sinewaves: one from a 50 Hz function generator and one from the AC generator. These signals are triggered at 0 V in order to deliver logic-level signals to the FPGA.

The FPGA delivers a PWM output which controls a power switch. The switch then drives the DC motor.

Version Photo Schematics Stock
V2.0 HEB-Synchro HEB-Synchro Schematic PDF 16fully mounted
V1.0 HEB-Synchro HEB-Synchro Schematic PDF 12 fully mounted
Personal tools
Namespaces
Variants
Actions
Navigation
Browse
Toolbox