Components/IP/Ethernet
(Difference between revisions)
Line 1: | Line 1: | ||
− | + | These IPs can be found on the EDA Repository: svn: https://repos.hevs.ch/svn/eda/ | |
There are 2 [http://isi.hevs.ch/switzerland/robust-electronics.html ISI] [[Standards/Ethernet/IPs|Ethernet IP]] systems: | There are 2 [http://isi.hevs.ch/switzerland/robust-electronics.html ISI] [[Standards/Ethernet/IPs|Ethernet IP]] systems: |
Revision as of 13:27, 14 June 2013
These IPs can be found on the EDA Repository: svn: https://repos.hevs.ch/svn/eda/
There are 2 ISI Ethernet IP systems:
- the light core with ARP and UDP/IP capabilities
- the full core with additional ICMP (for ping) and DHCP support
Both designs come in 3 blocks:
- a MII to dual port RAM interface
- a protocol decoder which retrieves the payload from the complete frame
- the application part where the user places one block for each function (protocol) to implement