Hardware/FPGAEBS
(Difference between revisions)
m |
m |
||
| Line 5: | Line 5: | ||
{|class=wikitable | {|class=wikitable | ||
|- | |- | ||
| − | | | + | | Type || FPGA-EBS Full board || FPGA-EBS Student board || Schematic || Description |
|- | |- | ||
| − | | [[File:FPGA_Full_v2_1.jpg|200px|FPGA EBS V2.1]] || [[File:FPGA_Student_v2_1.JPG|200px|FPGA EBS Student Version V2.1]] || Second Version of FPGA-EBS comes with Xilinx XC3S500e or XC3S1200E. Note that there is a different UCF Pin constraining file | + | | V2.0 || [[File:FPGA_Full_v2_0.jpg|200px|FPGA EBS V2.0]] || [[File:FPGA_Student_v2_0.JPG|200px|FPGA EBS Student Version V2.0]] || [[Media:FPGA_EBS_v2_0_schematics.pdf|FPGA-EBS v2.0 Schematic PDF]] || First FPGA-EBS Version comes only with Xilinx XC3S500E |
| + | |- | ||
| + | | V2.1 || [[File:FPGA_Full_v2_1.jpg|200px|FPGA EBS V2.1]] || [[File:FPGA_Student_v2_1.JPG|200px|FPGA EBS Student Version V2.1]] || [[Media:FPGA_EBS_v2_1_schematics.pdf|FPGA-EBS v2.1 Schematic PDF]] || Second Version of FPGA-EBS comes with Xilinx XC3S500e or XC3S1200E. Note that there is a different UCF Pin constraining file | ||
|- | |- | ||
|} | |} | ||
| − | A | + | A VHDL test code with the default UCF Files can be found at: |
<pre> | <pre> | ||
i:\Institut\Infrastructure\Labos\A309\FPGA\VHDL\ELN_board\ | i:\Institut\Infrastructure\Labos\A309\FPGA\VHDL\ELN_board\ | ||
Revision as of 13:14, 8 March 2012
There are several Version of FPGA EBS Boards
| Type | FPGA-EBS Full board | FPGA-EBS Student board | Schematic | Description |
| V2.0 |  |
FPGA EBS Student Version V2.0 | FPGA-EBS v2.0 Schematic PDF | First FPGA-EBS Version comes only with Xilinx XC3S500E |
| V2.1 |  |
FPGA EBS Student Version V2.1 | FPGA-EBS v2.1 Schematic PDF | Second Version of FPGA-EBS comes with Xilinx XC3S500e or XC3S1200E. Note that there is a different UCF Pin constraining file |
A VHDL test code with the default UCF Files can be found at:
i:\Institut\Infrastructure\Labos\A309\FPGA\VHDL\ELN_board\
