Main Page

From UIT
Revision as of 08:43, 4 October 2012 by Guo (Talk | contribs)
Jump to: navigation, search


Welcome to the HES-SO Valais Wallis Wiki of the Infotronics Unit

This is the knowledge database of the HES-SO Valais Wallis Institute of Systems Engineering Infotronics Unit. It's the place to share experiences, findings, how-to's and everything else about HDL, Telecom, Embedded Systems and related topics.


Synplify 2012.9 is now available on guo's Software Server including:

  • Xilinx Vivado PAR support
  • new Timing Report View
  • compiler enhancements (SV, VHDL2008, ...)

Qt 5 Beta has been released with focus on:

  • Faster GUI with QML and QtQuick with special focus on low cost HW environments (mobile, embedded).
  • Built-in OpenGL (ES) support.
  • Easy porting from Qt 4.

Qt has been bought by Digia from Nokia

Model-/QuestaSim 10.1c have been released with:

  • Further support for VHDL 2008 (enhanced generics, unconstrained arrays).
  • Improved debugging of SystemVerilog and UVM.
  • Minor GUI improvements.

Xilinx ISE 14.2 has been released together with the first official release of the new Xilinx Vivado Design Suite 2012.2.

For ISE there are some minor MicroBlaze updates, increased device support (especially Zynq-7000 EPP), further AXI support and other various updates. For the full list get the Release Notes Guide.

Vivado is a new IP and system-centric IDE in the Design Edition and an added focus on HLS in the System Edition.

HDL-Designer 2012.1 has been released with:

  • several bugfixes
  • new license format

Note: Please contact Guo if you like to use this version!

The UIT wiki serves as information hub for the whole unit.

A bugfix release of UVM 1.1b is available for download now.

Model-/QuestaSim 6.6g has been released with:

  • Improved mixed language (SV/VHDL) support
  • Optimizations and performance enhancements
  • Oscillation/0-delay loop identification and debug


Stay Up-to-date

Sign up to our RSS Feed -> UIT Wiki RSS Feed

Getting started

Personal tools