Languages
From UIT
(Difference between revisions)
m |
(→Scripting) |
||
(40 intermediate revisions by 6 users not shown) | |||
Line 1: | Line 1: | ||
{{TOC right}} | {{TOC right}} | ||
− | + | ''' Knowledge Database of Languages used in the field of Infotronics ''' | |
− | + | ||
− | + | ||
− | + | ||
+ | == All Languages == | ||
+ | Advice valid in most languages | ||
+ | * [[Languages/All/IdentifierNames]] | ||
+ | * [[Languages/All/Scope]] | ||
+ | |||
+ | == VHDL == | ||
+ | * [[Languages/VHDL/Guidelines|VHDL Design Guidelines]] | ||
+ | * [[Languages/VHDL/Syntax|VHDL Syntax]] | ||
+ | * [[Languages/VHDL/Libraries|VHDL Libraries]] | ||
+ | * [[Languages/VHDL/Examples|VHDL Examples]] | ||
+ | * [[Languages/VHDL/Summaries|VHDL Summaries]] | ||
+ | * [[Standards/VHDL|VHDL Standard]] | ||
== Tcl_Tk == | == Tcl_Tk == | ||
− | * [[ | + | * [[Languages/TclTk/Syntax|Tcl-Tk Syntax]] |
− | + | * [[Languages/TclTk/Examples|Tcl-Tk Examples]] | |
== SystemVerilog == | == SystemVerilog == | ||
− | * [[ | + | * [[Languages/SystemVerilog/Syntax|System Verilog Syntax]] |
− | * [[ | + | * [[Languages/SystemVerilog/Libraries|System Verilog Libraries]] |
+ | * [[Languages/SystemVerilog/Links|System Verilog Links]] | ||
+ | * [[Languages/UVM/Definition|Universal Verification Methodology]] | ||
+ | * [[Languages/UVM/Links|Universal Verification Methodology Links]] | ||
+ | |||
+ | == SpinalHDL == | ||
+ | * [https://github.com/SpinalHDL Official git repositories] | ||
+ | * [https://spinalhdl.github.io/SpinalDoc SpinalHDL documentation / examples] | ||
+ | |||
+ | == Scripting == | ||
+ | * [[Languages/Perl|Perl]] | ||
+ | * [[Languages/Python|Python]] | ||
+ | * [[Languages/Bash|bash]] | ||
+ | * [[Languages/Batch|batch]] | ||
+ | |||
+ | == C/C++ == | ||
+ | * [[Languages/C/inttypes|Portable integer types]] | ||
+ | * [[Languages/C/tips|Unsorted various tips, tricks and '''traps''']] | ||
+ | * [[Languages/C/SplitCH|How to split source and header file]] | ||
+ | * [[Languages/C/Sections|Sections explained]] | ||
+ | * [[Languages/C/CompilerTrust|Trust your compiler]] | ||
+ | |||
+ | == Scala == | ||
+ | * [[Languages/C/Samples|Useful samples]] | ||
+ | |||
+ | == Useful command lines examples (unix shell) == | ||
+ | * [[Languages/shell/find | Finding files and inside files : <code>find</code>]] | ||
+ | * [[Languages/shell/nmap | Finding a ssh host : <code>nmap</code>]] | ||
+ | * [[Languages/shell/arp-scan | Finding a machine on the network : <code>arp-scan</code>]] | ||
+ | * [[Languages/shell/mount-o | Using file system images in Linux]] | ||
+ | === Ubuntu (and Debian derivatives) === | ||
+ | * [[Languages/shell/debian/dpkg | Package management in a nutshell]] | ||
+ | |||
+ | == Android == | ||
+ | * [[Android/Openvpn | Debugging Android app over wifi]] | ||
[[Category:Languages]] | [[Category:Languages]] |
Latest revision as of 14:29, 2 August 2018
|
Knowledge Database of Languages used in the field of Infotronics
All Languages
Advice valid in most languages
VHDL
Tcl_Tk
SystemVerilog
- System Verilog Syntax
- System Verilog Libraries
- System Verilog Links
- Universal Verification Methodology
- Universal Verification Methodology Links
SpinalHDL
Scripting
C/C++
- Portable integer types
- Unsorted various tips, tricks and traps
- How to split source and header file
- Sections explained
- Trust your compiler
Scala
Useful command lines examples (unix shell)
- Finding files and inside files :
find
- Finding a ssh host :
nmap
- Finding a machine on the network :
arp-scan
- Using file system images in Linux