Hardware/Mezzanine/Ethertap
(Difference between revisions)
(→EthernetTap) |
m (→Ethernet Tap) |
||
Line 15: | Line 15: | ||
|} | |} | ||
− | Check for availability in the hardware [[Hardware/Stock_Mez#EthernetTap_Mezzanine| | + | Check for availability in the hardware [[Hardware/Stock_Mez#EthernetTap_Mezzanine|stock]]. |
[[Category:Hardware]][[Category:Mezzanine]] | [[Category:Hardware]][[Category:Mezzanine]] |
Revision as of 16:55, 2 November 2012
|
Ethernet Tap
The Ethernet tap allows to monitor the traffic on an Ethernet link, filter the frames and send them to the Ethernet connector on the main FPGA board. For this purpose, a specific design has to be loaded into the main FPGA.
General purpose I/O signals on 2 Header connectors enable to debug FPGA designs.
Version | Photo | Schematic | Description |
---|---|---|---|
V1.0 | FPGA Ethernettap Mezza Schematic PDF | 2 Port Ethernet Active Tap with divers Debug Headers |
Check for availability in the hardware stock.