SEm
(→FPGA labs) |
(→FPGA labs) |
||
(2 intermediate revisions by 2 users not shown) | |||
Line 20: | Line 20: | ||
The following labs show the [http://www.arm.com/products/system-ip/amba/amba-open-specifications.php AMBA bus system]. | The following labs show the [http://www.arm.com/products/system-ip/amba/amba-open-specifications.php AMBA bus system]. | ||
The students design a processor system and implement a simple input/output peripheral and then an UART peripheral. | The students design a processor system and implement a simple input/output peripheral and then an UART peripheral. | ||
− | + | After this, they build [https://en.wikipedia.org/wiki/System_on_a_chip System on Chip] (SoC) with a processor, these first peripherals and a beamer peripheral. | |
This additional peripheral receives X and Y coordinates, stores them and draws a spline joining all these points (e.g. some text). | This additional peripheral receives X and Y coordinates, stores them and draws a spline joining all these points (e.g. some text). | ||
The spline can be viewed on an oscilloscope. | The spline can be viewed on an oscilloscope. | ||
Line 30: | Line 30: | ||
* [[SEm/laboratoires|Travaux de laboratoire]] | * [[SEm/laboratoires|Travaux de laboratoire]] | ||
− | The labs environment files are provided as a [https:// | + | The labs environment files are provided as a [https://classroom.github.com/classrooms/61138792-hei-synd-225-sem-labs Git repository] |
on <code>R:\SYND\SEm_225\3_Labos\Labos_cof\VHDL</code>. | on <code>R:\SYND\SEm_225\3_Labos\Labos_cof\VHDL</code>. | ||
Line 36: | Line 36: | ||
* [[SEm/groups|Groups]] | * [[SEm/groups|Groups]] | ||
+ | * The [[Media:ElN_Tools_Cheatsheet.pdf|EDA tools cheatsheet]] can be a great help for the circuit design and synthesis. | ||
== Additional Information == | == Additional Information == |
Latest revision as of 11:53, 21 February 2022
|
The Embedded Systems module presents microprocessor and FPGA systems. It highlights their differences and explains their possible interaction via serial or parallel busses.
FPGA course
The course presents:
- the VHDL syntax, with a highlight on synthesisable code
- different kinds of programmable devices
- the AMBA bus
FPGA labs
The first labs concentrate on working with numbers, first unsigned and then signed. They end with the drawing of a Lissajous curve on an oscilloscope.
A further lab presents the coding of state-machines.
The following labs show the AMBA bus system. The students design a processor system and implement a simple input/output peripheral and then an UART peripheral. After this, they build System on Chip (SoC) with a processor, these first peripherals and a beamer peripheral. This additional peripheral receives X and Y coordinates, stores them and draws a spline joining all these points (e.g. some text). The spline can be viewed on an oscilloscope.
The last lab presents pipelining.
The instructions for the different laboratory sessions can be found at:
The labs environment files are provided as a Git repository
on R:\SYND\SEm_225\3_Labos\Labos_cof\VHDL
.
Students
- Groups
- The EDA tools cheatsheet can be a great help for the circuit design and synthesis.
Additional Information
- Additional informations for teachers