Hardware
(Difference between revisions)
m |
m |
||
Line 3: | Line 3: | ||
''' Here your can find various information about the Hardware used at HES-SO Valais Wallis ''' | ''' Here your can find various information about the Hardware used at HES-SO Valais Wallis ''' | ||
− | == Material == | + | == Material / Stock == |
'''If you need some Hardware parts, ask [[User:Cof|Corthay François]] or [[User:Zas|Zahno Silvan]]''' | '''If you need some Hardware parts, ask [[User:Cof|Corthay François]] or [[User:Zas|Zahno Silvan]]''' | ||
* [[Hardware/Stock_FPGA|Stock FPGA]] | * [[Hardware/Stock_FPGA|Stock FPGA]] | ||
Line 10: | Line 10: | ||
+ | == Documentation == | ||
Information about EDA Hardware can be found here: | Information about EDA Hardware can be found here: | ||
<pre> | <pre> | ||
Line 15: | Line 16: | ||
</pre> | </pre> | ||
− | == FPGA Boards == | + | === FPGA Boards === |
* [[Hardware/FPGAEBS|HES-SO FPGA EBS Board]] | * [[Hardware/FPGAEBS|HES-SO FPGA EBS Board]] | ||
* [[Hardware/FPGARack|HES-SO FPGA Rack Board]] | * [[Hardware/FPGARack|HES-SO FPGA Rack Board]] | ||
− | == CPU Boards == | + | === CPU Boards === |
* [[Hardware/ARMEBS|HES-SO ARM EBS Board]] | * [[Hardware/ARMEBS|HES-SO ARM EBS Board]] | ||
− | == Mezzanine Boards == | + | === Mezzanine Boards === |
* [[Hardware/Mezzanine|HES-SO FPGA Mezzanine Extentions]] | * [[Hardware/Mezzanine|HES-SO FPGA Mezzanine Extentions]] | ||
− | == Programmers == | + | === Programmers === |
* [[Hardware/Programmers|FPGA Programmers]] | * [[Hardware/Programmers|FPGA Programmers]] | ||
− | == Parallelport Boards == | + | === Parallelport Boards === |
* [[Hardware/Parallelport/PTP|Parallelboard PTP]] | * [[Hardware/Parallelport/PTP|Parallelboard PTP]] | ||
[[Category:Hardware]] | [[Category:Hardware]] |
Revision as of 10:40, 9 August 2012
|
Here your can find various information about the Hardware used at HES-SO Valais Wallis
Material / Stock
If you need some Hardware parts, ask Corthay François or Zahno Silvan
Documentation
Information about EDA Hardware can be found here:
i:\Institut\Infrastructure\Labos\A309\FPGA\