Hardware/FPGAEBS/Configuration
(Difference between revisions)
(Created page with "{{TOC right}} = General = After designing and simulating your design based on VHDL Template Design, you have to prepare it: # In HDL-Desi...") |
|||
Line 17: | Line 17: | ||
## Launches Impact | ## Launches Impact | ||
− | After that you can either way [[FPGAEBS/Configuration#FPGA_Configuration |download the file directly to the FPGA]] or [[FPGAEBS/Configuration#Flash_Writing|create another file to download to the non-volatile memory]]. | + | After that you can either way [[Hardware/FPGAEBS/Configuration#FPGA_Configuration|download the file directly to the FPGA]] or [[Hardware/FPGAEBS/Configuration#Flash_Writing|create another file to download to the non-volatile memory]]. |
= FPGA Configuration = | = FPGA Configuration = |
Revision as of 18:09, 23 September 2013
|
General
After designing and simulating your design based on VHDL Template Design, you have to prepare it:
- In HDL-Designer: Perform Task Flow Prepare for Synthesis
- Generates all VHDL Files
- Concatenates them into a single VHDL File
- Trims work libraries
- In HDL-Designer: Perform Task Flow Xilinx Project Navigator
- Updates the ISE (*.xise) Project file
- Launches ISE
- In ISE: Perform Task Generate Programming File
- Runs Synthesis
- Runs P&R
- Generate Programming File *.bit
- In ISE: Perform Task Configure Target Device
- Launches Impact
After that you can either way download the file directly to the FPGA or create another file to download to the non-volatile memory.