Tools/Xilinx ISE/DCM
(Difference between revisions)
(Created page with "{{TOC right}} In order to divide the clock frequency, a [http://www.xilinx.com/products/intellectual-property/dcm_module.html Digital Clock manager] (DCM) module can be insta...") |
(→Instanciation) |
||
Line 4: | Line 4: | ||
module can be instantiated. | module can be instantiated. | ||
− | = | + | = Instantiation = |
== Saprtan 6 == | == Saprtan 6 == |
Revision as of 14:52, 18 May 2015
|
In order to divide the clock frequency, a Digital Clock manager (DCM) module can be instantiated.
Instantiation
Saprtan 6
In a Spartan-6 FPGA, the associated module is a DCM_SP
or a DCM_CLKGEN
.
Here a sample code:
library UNISIM; use UNISIM.vcomponents.all; I_DCM: dcm_clkgen generic map ( clkfx_multiply => 3, clkfx_divide => 8, clkin_period => 10.0 ) port map ( rst => '0', freezedcm => '0', clkin => clockIn, clkfx => clock );
UniSim library
Adding the UniSim to the HDS tool can be done with:
unisim = $ISE_HOME/ISE/vhdl/src/unisims
Navigation
Tools/Xilinx_ISE/ISE_Libraries
Tools/Xilinx_ISE
Tools/Xilinx_ISE/UCF_Timing_Constraints