Components/IP/Ethernet
(Difference between revisions)
m |
m |
||
| Line 1: | Line 1: | ||
| + | This IP's can be found on the EDA Repository: svn: https://repos.hevs.ch/svn/eda/ | ||
| + | |||
There are 2 [http://isi.hevs.ch/switzerland/robust-electronics.html ISI] [[Standards/Ethernet/IPs|Ethernet IP]] systems: | There are 2 [http://isi.hevs.ch/switzerland/robust-electronics.html ISI] [[Standards/Ethernet/IPs|Ethernet IP]] systems: | ||
* the [[Standards/Ethernet/IPs/UDP FIFO|light core]] with only UDP/IP capabilities | * the [[Standards/Ethernet/IPs/UDP FIFO|light core]] with only UDP/IP capabilities | ||
Revision as of 14:53, 24 January 2013
This IP's can be found on the EDA Repository: svn: https://repos.hevs.ch/svn/eda/
There are 2 ISI Ethernet IP systems:
- the light core with only UDP/IP capabilities
- the full core with additional ARP , ICMP (for ping) and DHCP support
Both designs come in 3 blocks:
- a MII to dual port RAM interface
- a protocol decoder which retrieves the payload from the complete frame
- the application part where the user places one block for each function (protocol) to implement
