Hardware/Parallelport/heb synchro
(Difference between revisions)
(→Synchro) |
|||
Line 12: | Line 12: | ||
! Version || Photo || Schematics || Stock | ! Version || Photo || Schematics || Stock | ||
|- | |- | ||
− | | V1.0 ||[[File:HEB Synchro v1.jpg|200px|HEB-Synchro]] || [[Media: | + | | V1.0 ||[[File:HEB Synchro v1.jpg|200px|HEB-Synchro]] || [[Media:FPGA_PP_HEB_synchro.pdf|HEB-Synchro Schematic PDF]] || [[Hardware/Stock_PP#HEB_Synchro|12 fully mounted]] |
|} | |} | ||
[[Category:Hardware]] [[Category:Parallelport]] [[Category:HEB]] | [[Category:Hardware]] [[Category:Parallelport]] [[Category:HEB]] |
Revision as of 10:29, 8 September 2015
|
Synchro
The board was designed for the ETE ELN-synchro lab.
It receives 2 sinewaves: one from a 50 Hz function generator and one from the AC generator. These signals are triggered at 0 V in order to deliver logic-level signals to the FPGA.
The FPGA delivers a PWM output which controls a power switch. The switch then drives the DC motor.
Version | Photo | Schematics | Stock |
---|---|---|---|
V1.0 | ![]() |
HEB-Synchro Schematic PDF | 12 fully mounted |