Hardware/Parallelport/heb synchro
From UIT
Revision as of 10:29, 8 September 2015 by Oliver.gubler (Talk | contribs)
|
Synchro
The board was designed for the ETE ELN-synchro lab.
It receives 2 sinewaves: one from a 50 Hz function generator and one from the AC generator. These signals are triggered at 0 V in order to deliver logic-level signals to the FPGA.
The FPGA delivers a PWM output which controls a power switch. The switch then drives the DC motor.
Version | Photo | Schematics | Stock |
---|---|---|---|
V1.0 | HEB-Synchro Schematic PDF | 12 fully mounted |