Components/IP/VME
m |
m |
||
| Line 9: | Line 9: | ||
So, this document describes the work realized around this new communication bus (physical and VHDL). | So, this document describes the work realized around this new communication bus (physical and VHDL). | ||
The goal was to define and create the communication in the aforementioned DIN41612 conncetor. It was choosen to create a modified [[Standards/VME|VME]] Bus called [[Standards/HEVs_'VME'_Backplane_Bus|HVME]] (HES-SO VME). | The goal was to define and create the communication in the aforementioned DIN41612 conncetor. It was choosen to create a modified [[Standards/VME|VME]] Bus called [[Standards/HEVs_'VME'_Backplane_Bus|HVME]] (HES-SO VME). | ||
| − | |||
== Compatible Rack Boards == | == Compatible Rack Boards == | ||
| Line 23: | Line 22: | ||
* [[Standards/HEVs_%27VME%27_Backplane_Bus#Signal_Mapping|Signal Mapping]] | * [[Standards/HEVs_%27VME%27_Backplane_Bus#Signal_Mapping|Signal Mapping]] | ||
* [[Standards/HEVs_%27VME%27_Backplane_Bus#Timing_diagrams|Timing Diagrams]] | * [[Standards/HEVs_%27VME%27_Backplane_Bus#Timing_diagrams|Timing Diagrams]] | ||
| + | |||
| + | = VHDL Implementation = | ||
| + | Two controllers (master and slave) have been realized and are available in the EDA repository inside the VME library - with dependency to EDAC and Memory libraries. | ||
| + | |||
| + | |||
| + | [[Category:Components]] [[Category:Designs]] [[Category:VHDL]] [[Category:IP]] [[Category:VME]] | ||
Revision as of 15:13, 23 January 2014
|
The HES-SO VME IP Core was designed within the project BasMI. Is is used in the VME Backplanes for interconnecting different Rack Boards together
Introduction
At the moment of the creation of this document, some new FPGA development cards have been realized at the HES-SO Valais/Wallis Sion. There are the [[FPGA Rack V1 board (successor of the old FPGA-EBS, for general purpose) and the * FPGARack AD/DA V1 board (initially done for the OLGM project).
These new PCBs have Eurocard (100x160mm) size and a DIN41612 3x32pin connector soldered. So, this document describes the work realized around this new communication bus (physical and VHDL). The goal was to define and create the communication in the aforementioned DIN41612 conncetor. It was choosen to create a modified VME Bus called HVME (HES-SO VME).
Compatible Rack Boards
Available Rack Backplanes
Bus Specification
VHDL Implementation
Two controllers (master and slave) have been realized and are available in the EDA repository inside the VME library - with dependency to EDAC and Memory libraries.
