Components
From UIT
(Difference between revisions)
m |
(→IP Cores) |
||
(19 intermediate revisions by 8 users not shown) | |||
Line 3: | Line 3: | ||
== Libraries == | == Libraries == | ||
+ | A [[Components/Libraries/VHDL|list of VHDL libraries]] is maintained to be used with the [[Components/Designs/VHDL_template|VHDL Template Design]] or standalone in any other design. Please note that some libraries might depend on another library. A complete list of library dependencies can be found in the ''dependencies.txt'' file in the root folder of all libs. | ||
== IP Cores == | == IP Cores == | ||
− | + | * [[Components/IP/SPI|SPI IP Core]] | |
+ | * [[Components/IP/HEB_LCD|HEB-LCD Core]] | ||
+ | * [[Components/IP/SD|Sigma-Delta modulator Core]] | ||
+ | * [[Components/IP/Ethernet|Ethernet IP Core]] | ||
+ | * [[Components/IP/VME|HES-SO VME IP Core]] | ||
+ | * [[Components/IP/NanoBlaze|Microcontroller with configurable size]] | ||
+ | * [[Components/IP/Command decoder|Command decoder]] | ||
== Modules == | == Modules == | ||
+ | * [[Components/Libraries/XF|Execution Framework]] | ||
+ | |||
+ | == Designs == | ||
+ | * [[Components/Designs/VHDL_template|VHDL Template Design]] | ||
+ | * [[Components/Designs/EthernetTap|EthernetTap]] | ||
+ | * [[Components/Designs/EthernetTap|xADDACore]] - ''A [http://spinalhdl.github.io/SpinalHDL/ Spinal]-written fully customizable high-performance impedance spectroscopy design for multiple FPGA platforms.'' | ||
[[Category:Components]] | [[Category:Components]] |
Latest revision as of 14:34, 6 June 2018
|
In the Components section you will find finished Libraries, IP-Cores and Modules with additional information
Libraries
A list of VHDL libraries is maintained to be used with the VHDL Template Design or standalone in any other design. Please note that some libraries might depend on another library. A complete list of library dependencies can be found in the dependencies.txt file in the root folder of all libs.
IP Cores
- SPI IP Core
- HEB-LCD Core
- Sigma-Delta modulator Core
- Ethernet IP Core
- HES-SO VME IP Core
- Microcontroller with configurable size
- Command decoder
Modules
Designs
- VHDL Template Design
- EthernetTap
- xADDACore - A Spinal-written fully customizable high-performance impedance spectroscopy design for multiple FPGA platforms.