User contributions
(Latest | Earliest) View (newer 100 | older 100) (20 | 50 | 100 | 250 | 500)
- 12:59, 28 February 2014 (diff | hist) m Projects/CPPS/Workshop
- 12:59, 28 February 2014 (diff | hist) m Projects/CPPS/Workshop
- 12:59, 28 February 2014 (diff | hist) m Projects/CPPS/Workshop
- 12:59, 28 February 2014 (diff | hist) m Projects/CPPS/Workshop
- 12:58, 28 February 2014 (diff | hist) m Projects/CPPS/Workshop
- 12:58, 28 February 2014 (diff | hist) m Projects/CPPS/Workshop
- 12:57, 28 February 2014 (diff | hist) m Projects/CPPS/Workshop
- 12:57, 28 February 2014 (diff | hist) m Projects/CPPS/Workshop
- 12:53, 28 February 2014 (diff | hist) File:Seismology logo.png (uploaded a new version of "File:Seismology logo.png": Seismology at School Logo) (top)
- 12:51, 28 February 2014 (diff | hist) N File:Seismology logo.png (Seismology at School Logo)
- 12:51, 28 February 2014 (diff | hist) N File:Seismo logo color.jpg (Seismo at School logo) (top)
- 12:50, 28 February 2014 (diff | hist) N File:Sed logo.jpg (Logo of the SED)
- 12:50, 28 February 2014 (diff | hist) File:Hesso logo.png (uploaded a new version of "File:Hesso logo.png": Logo of HESSO Valais Wallis)
- 12:45, 28 February 2014 (diff | hist) N Projects/CPPS/Workshop (Created page with "{{TOC right}} Page for CPPS")
- 12:45, 28 February 2014 (diff | hist) m Projects
- 08:41, 24 February 2014 (diff | hist) m Tools/Setup&Licensing (→Synopsys)
- 08:58, 14 February 2014 (diff | hist) m Hardware/Stock Programmer (→Digilent Xilinx Programmer)
- 09:54, 24 January 2014 (diff | hist) m Tools/Setup&Licensing (→Actel Gold License Node Locked)
- 08:48, 24 January 2014 (diff | hist) m Hardware/FPGARackBackplane (→Boards in Use)
- 08:48, 24 January 2014 (diff | hist) m Hardware/FPGARackBackplane (→Boards in Use)
- 08:47, 24 January 2014 (diff | hist) N File:FPGA Rack Backplane Stack Demo.jpg (FPGA Rack Stack Backplane with 2 boards in use) (top)
- 08:46, 24 January 2014 (diff | hist) N File:FPGA Rack Backplane Flat Demo.jpg (Demo setup of the Flat Backplane with 3 boards) (top)
- 08:45, 24 January 2014 (diff | hist) m Hardware/FPGARackBackplane
- 08:43, 24 January 2014 (diff | hist) m Hardware/FPGARackDebug
- 16:40, 23 January 2014 (diff | hist) m Components/IP/VME (→Slave Controller (with premapped registers))
- 16:38, 23 January 2014 (diff | hist) m Components/IP/VME
- 16:38, 23 January 2014 (diff | hist) N File:VME IP Slave Core Controller premappedRegs.jpg (VME IP Slave Controller with integrated dual clock Registers) (top)
- 16:37, 23 January 2014 (diff | hist) N File:VME IP Slave Core Controller.jpg (VME IP Slave Controller) (top)
- 16:36, 23 January 2014 (diff | hist) N File:VME IP Master Core Controller.jpg (VME IP Core Master Controller) (top)
- 16:07, 23 January 2014 (diff | hist) m Components/IP/VME
- 15:22, 23 January 2014 (diff | hist) m Components/IP/VME
- 15:13, 23 January 2014 (diff | hist) m Components/IP/VME
- 15:12, 23 January 2014 (diff | hist) m Standards/HEI 'VME' Backplane Bus
- 15:11, 23 January 2014 (diff | hist) m Components/IP/VME
- 15:09, 23 January 2014 (diff | hist) m Standards/HEI 'VME' Backplane Bus (→Timing diagrams)
- 14:52, 23 January 2014 (diff | hist) m Standards/HEI 'VME' Backplane Bus (→Signal Mapping)
- 14:52, 23 January 2014 (diff | hist) m Standards/HEI 'VME' Backplane Bus
- 14:51, 23 January 2014 (diff | hist) m Standards/HEI 'VME' Backplane Bus (→Signal Mapping)
- 14:48, 23 January 2014 (diff | hist) m Standards/HEI 'VME' Backplane Bus
- 14:48, 23 January 2014 (diff | hist) m Standards/HEI 'VME' Backplane Bus
- 13:11, 23 January 2014 (diff | hist) m Standards/HEI 'VME' Backplane Bus
- 13:11, 23 January 2014 (diff | hist) m Standards/HEI 'VME' Backplane Bus
- 13:10, 23 January 2014 (diff | hist) m Components/IP/VME
- 12:15, 23 January 2014 (diff | hist) m Hardware/FPGARackBackplane
- 12:14, 23 January 2014 (diff | hist) m Hardware/FPGARackBackplane
- 12:11, 23 January 2014 (diff | hist) N File:FPGA Rack Backplane Stack v1 0.jpg (FPGA Rack Backplane Stack version with 4 slots) (top)
- 12:09, 23 January 2014 (diff | hist) m Hardware/FPGARackBackplane
- 12:08, 23 January 2014 (diff | hist) m Hardware
- 12:07, 23 January 2014 (diff | hist) N File:FPGA Rack Debug Schematic.pdf (Schematic of the FPGA Rack Debug Board) (top)
- 12:07, 23 January 2014 (diff | hist) N File:FPGARack Debug Board v1 0.jpg (FPGA Rack Debug Board for connecting VME bus with the Agilent Logic Analyzer) (top)
- 12:06, 23 January 2014 (diff | hist) N File:Agilent-e5385a.jpg (Agilent E5385A Probe) (top)
- 12:05, 23 January 2014 (diff | hist) N Hardware/FPGARackDebug (Created page with "{{TOC right}} This boards allows to Debug easily the VME bus. All signals can be connected directly with the Agilent E5385A Probe to the [[Inventory/Measurement/LogicAnalyzer...")
- 11:10, 23 January 2014 (diff | hist) N File:FPGA Rack Backplane Flat v1 0.jpg (Flat backplane v1) (top)
- 10:05, 23 January 2014 (diff | hist) N File:FPGA Rack Backplane Stack.pdf (Schematic of the Stack Backplane) (top)
- 10:05, 23 January 2014 (diff | hist) N File:FPGA Rack Backplane Flat.pdf (Schematic of the Flat Backplane) (top)
- 10:04, 23 January 2014 (diff | hist) N Hardware/FPGARackBackplane (Created page with "{{TOC right}} = Rack Backplanes = There are several versions of the FPGA Rack Backplane. Both are intended for the HES-SO FPGA Rack Board, these feature...")
- 09:21, 23 January 2014 (diff | hist) m Hardware/FPGARackADDAV1
- 09:21, 23 January 2014 (diff | hist) m Hardware/FPGARack
- 09:21, 23 January 2014 (diff | hist) m Hardware/FPGARack
- 09:10, 23 January 2014 (diff | hist) m Hardware
- 08:53, 23 January 2014 (diff | hist) N Components/IP/VME (Created page with "{{private}} {{TOC right}} * VME * HEVS Backplane Bus (VME connector)")
- 08:52, 23 January 2014 (diff | hist) m Components
- 14:36, 22 January 2014 (diff | hist) m Hardware/Stock PP
- 14:35, 22 January 2014 (diff | hist) m Hardware/Stock PP
- 14:35, 22 January 2014 (diff | hist) m Hardware/Stock PP
- 14:34, 22 January 2014 (diff | hist) m Hardware/Stock PP
- 14:31, 22 January 2014 (diff | hist) N File:PP HEB ADC DAC test.jpg (Board set up for the Audio Amp Test, also used in the EMVS "Promotion Day") (top)
- 14:17, 22 January 2014 (diff | hist) m Hardware/Parallelport/Audio ADC DAC (→Test)
- 14:11, 22 January 2014 (diff | hist) m Hardware/Parallelport/Audio ADC DAC (→Usage)
- 14:10, 22 January 2014 (diff | hist) N File:Mezza AudioAdapter Schematic.pdf (top)
- 14:10, 22 January 2014 (diff | hist) N File:PP ADC DAC Board.jpg (top)
- 14:09, 22 January 2014 (diff | hist) m Hardware/Parallelport/Audio ADC DAC
- 14:08, 22 January 2014 (diff | hist) N Hardware/Parallelport/Audio ADC DAC (Created page with "{{TOC right}} == Audio ADC DAC board == The board bases on 2 different chips. * ADC Chip is a BB [http://www.ti.com/product/pcm1804 PCM1804] full differential analog input 24...")
- 12:11, 22 January 2014 (diff | hist) m Hardware
- 08:49, 29 November 2013 (diff | hist) m Hardware/Stock Programmer
- 08:49, 29 November 2013 (diff | hist) m Hardware/Stock Programmer (→Digilent Xilinx Programmer)
- 09:24, 26 November 2013 (diff | hist) m Hardware/Stock Mez (→8-channel ADC)
- 09:23, 26 November 2013 (diff | hist) m Hardware/Stock Mez (→8-channel ADC)
- 09:20, 26 November 2013 (diff | hist) m Hardware/Parallelport/motor
- 09:18, 26 November 2013 (diff | hist) N File:FPGA PP HEB Motor v2 schematic.pdf (Schematic of the Steppermotor v2 board) (top)
- 09:17, 26 November 2013 (diff | hist) N File:FPGA PP HEB Motor v1 schematic.pdf (Schematic of the v1 Steppermotor Module) (top)
- 09:17, 26 November 2013 (diff | hist) N File:FPGA PP heb motor v1.jpg (V1 of the Steppermotor module, mostly used for the Chronometer project) (top)
- 09:13, 26 November 2013 (diff | hist) N Hardware/Parallelport/motor (Created page with "{{TOC right}} == HEB Motor == DC and Stepper Motor Control Board. {|class=wikitable |- ! Type || HEB Motor Parallelboard || Schematic || Description |- | V2.0 || [[File:FPG...")
- 09:11, 26 November 2013 (diff | hist) m Hardware
- 15:59, 25 November 2013 (diff | hist) N Talk:Hardware/Stock FPGA (Created page with "* Long Cable USB 2.0 Micro * Xilinx Programmer Tpye Digilent * extra students Boards FPGA Boards (4 empty PCB left)") (top)
- 09:57, 18 November 2013 (diff | hist) m Tools/Setup&Licensing
- 09:55, 18 November 2013 (diff | hist) m Tools/Setup&Licensing
- 09:50, 8 November 2013 (diff | hist) N File:FPGA Rack v1 0 LedsButtons.jpg (numbering of the leds and buttons on the FPGA Rack board) (top)
- 09:49, 8 November 2013 (diff | hist) m Hardware/FPGARack
- 10:32, 15 October 2013 (diff | hist) m Hardware/Stock Programmer (→Microsemi FlashPro 4 Programmer)
- 10:29, 15 October 2013 (diff | hist) m Hardware/Stock Programmer (→Microsemi FlashPro 4 Programmer)
- 11:13, 24 September 2013 (diff | hist) m Hardware/Stock Programmer (→Digilent Xilinx Programmer)
- 11:13, 24 September 2013 (diff | hist) m Hardware/Stock Programmer (→Digilent Xilinx Programmer)
- 09:53, 20 September 2013 (diff | hist) m Hardware/Beckhoff FB1130 (→Features) (top)
- 09:52, 20 September 2013 (diff | hist) m Hardware/Beckhoff FB1130 (→Features)
- 09:51, 20 September 2013 (diff | hist) m Hardware/Beckhoff FB1130 (→Beckhoff FB1130 Piggyback)
- 14:56, 5 September 2013 (diff | hist) m Hardware/Stock Mez (→Audio AD-DA)
- 14:54, 5 September 2013 (diff | hist) m Hardware/Stock Mez (→Passive Ethernet tap)
- 14:50, 5 September 2013 (diff | hist) m Hardware/Stock Programmer (→Digilent Xilinx Programmer)
- 08:00, 23 August 2013 (diff | hist) m Components/Designs/VHDL template (→Directory Structure)
(Latest | Earliest) View (newer 100 | older 100) (20 | 50 | 100 | 250 | 500)