Search results
Create the page "VME" on this wiki!
Page title matches
- ...a computer bus standart developed by Motorola for its CPU's. Over the Year VME has made several iterations, therefore different standards exists today. === VME ANSI/IEEE 1014-1987 ===895 B (127 words) - 10:37, 12 December 2016
- | style="background:#ffffff ; text-align:left" | +12V as defined by the VME Standart | style="background:#ffffff ; text-align:left" | -12V as defined by the VME Standart17 KB (2,529 words) - 14:32, 5 April 2017
- #REDIRECT [[Standards/HEVs 'VME' Backplane Bus]]48 B (6 words) - 10:05, 12 February 2013
- * VME - Critical : Write error indication to master (latency implications...) * VME - Critical : Wait cycles... or not ?524 B (80 words) - 10:36, 12 December 2016
File:HESSO VME Bus.png HESSO VME Bus timing diagram(2,681 × 2,003 (271,119 bytes)) - 11:52, 10 June 2013- ...ES-SO VME IP Core was designed within the project BasMI. Is is used in the VME Backplanes for interconnecting different Rack Boards together. ...ds/VME|VME]] Bus called [[Standards/HEI_'VME'_Backplane_Bus|HVME]] (HES-SO VME).9 KB (1,440 words) - 10:41, 12 December 2016
File:VME IP Master Core Controller.jpg VME IP Core Master Controller(684 × 497 (135,049 bytes)) - 14:36, 23 January 2014
File:VME IP Slave Core Controller.jpg VME IP Slave Controller(527 × 555 (103,371 bytes)) - 14:37, 23 January 2014
File:VME IP Slave Core Controller premappedRegs.jpg VME IP Slave Controller with integrated dual clock Registers(589 × 534 (90,422 bytes)) - 14:38, 23 January 2014- #REDIRECT [[Standards/HEI 'VME' Backplane Bus]]47 B (6 words) - 10:36, 12 December 2016
- #REDIRECT [[Talk:Standards/HEI 'VME' Backplane Bus]]52 B (7 words) - 10:36, 12 December 2016
Page text matches
- ...ard is to have a development FPGA board, with a choice of big FPGA's and a VME compatible 2U Rack connector. The [[Hardware/Stock_FPGA-Rack|stock]] can be ...E'_Backplane_Bus|HES-SO Backplane Bus]] and the [[Components/IP/VME|HES-SO VME IP Core]].2 KB (393 words) - 12:08, 5 April 2017
- * [[Standards/VME|VME]] * [[Standards/HEI_'VME'_Backplane_Bus|HEI Backplane Bus (VME connector)]]1 KB (115 words) - 10:37, 12 December 2016
- * [[Components/IP/VME|HES-SO VME IP Core]]1 KB (169 words) - 12:34, 6 June 2018
- ...dware#Parallelport_Boards|Parallelport Boards (a.k.a. HEB Boards)]] to the VME connector of a [[Hardware/FPGARack|FPGA Rack Board]] using one of the [[Har [[Category:Hardware]] [[Category:FPGARack]] [[Category:VME]] [[Category:FPGAEBS]]864 B (124 words) - 22:01, 14 August 2014
- ...a computer bus standart developed by Motorola for its CPU's. Over the Year VME has made several iterations, therefore different standards exists today. === VME ANSI/IEEE 1014-1987 ===895 B (127 words) - 10:37, 12 December 2016
- | style="background:#ffffff ; text-align:left" | +12V as defined by the VME Standart | style="background:#ffffff ; text-align:left" | -12V as defined by the VME Standart17 KB (2,529 words) - 14:32, 5 April 2017
- * VME - Critical : Write error indication to master (latency implications...) * VME - Critical : Wait cycles... or not ?524 B (80 words) - 10:36, 12 December 2016
- ...'VME'_Backplane_Bus|HEI Backplane Bus]] and the [[Components/IP/VME|HES-SO VME IP Core]]. * 1x VME Compatible Connector 3x32 pins3 KB (502 words) - 10:39, 12 December 2016
File:HESSO VME Bus.png HESSO VME Bus timing diagram(2,681 × 2,003 (271,119 bytes)) - 11:52, 10 June 2013- The bus connectors are based on [[Standards/VME|VME]] connectors. But many of the signals are adapted to meet our needs. The ch ...GA_Rack]] board supporting the [[Standards/HEI_%27VME%27_Backplane_Bus|HEI VME Bus]].2 KB (235 words) - 10:45, 12 December 2016
- ...ES-SO VME IP Core was designed within the project BasMI. Is is used in the VME Backplanes for interconnecting different Rack Boards together. ...ds/VME|VME]] Bus called [[Standards/HEI_'VME'_Backplane_Bus|HVME]] (HES-SO VME).9 KB (1,440 words) - 10:41, 12 December 2016
- There is also a [[Components/IP/VME|VME IP Core]] available for easily create a data communication for a number of [[Category:Hardware]] [[Category:FPGARack]] [[Category:VME]]2 KB (299 words) - 10:11, 15 February 2021
- This boards allows to Debug easily the VME bus. All signals can be connected directly with the Agilent E5385A Probe to The complete VME bus configuration is already stored within the [[Inventory/Measurement/Logi1 KB (188 words) - 14:08, 27 January 2014
File:FPGARack Debug Board v1 0.jpg FPGA Rack Debug Board for connecting VME bus with the Agilent Logic Analyzer(1,337 × 1,600 (266,322 bytes)) - 10:07, 23 January 2014File:VME IP Master Core Controller.jpg VME IP Core Master Controller(684 × 497 (135,049 bytes)) - 14:36, 23 January 2014File:VME IP Slave Core Controller.jpg VME IP Slave Controller(527 × 555 (103,371 bytes)) - 14:37, 23 January 2014File:VME IP Slave Core Controller premappedRegs.jpg VME IP Slave Controller with integrated dual clock Registers(589 × 534 (90,422 bytes)) - 14:38, 23 January 2014- === VME === ...pin assignment is based on the [[Standards/HEI_%27VME%27_Backplane_Bus|HEI VME Backplane Bus]].15 KB (2,438 words) - 10:41, 12 December 2016
- ...E'_Backplane_Bus|HES-SO Backplane Bus]] and the [[Components/IP/VME|HES-SO VME IP Core]]. * 1x DIN41612 VME Compatible Connector 3x32 pins (only HVME16) with CMOS AC termination on al5 KB (779 words) - 10:42, 12 December 2016
- * 1x DIN41612 VME Compatible Connector 3x32 pins (only HVME16, without CMOS termination) = VME connector logic levels =3 KB (442 words) - 13:11, 15 March 2017
