User contributions
(Latest | Earliest) View (newer 100 | older 100) (20 | 50 | 100 | 250 | 500)
- 15:20, 27 June 2014 (diff | hist) Hardware/Stock Programmer (→Microsemi FlashPro 4 Programmer)
- 15:10, 27 June 2014 (diff | hist) Hardware/Stock PP (→HEB Audio ADC DAC)
- 17:24, 28 March 2014 (diff | hist) Projects/PTP/PPS PLL (→PI regulation) (top)
- 14:52, 21 March 2014 (diff | hist) Tools/Setup&Licensing (→Xilinx)
- 17:43, 14 March 2014 (diff | hist) Projects/PTP/PPS PLL (→PI regulation)
- 17:14, 14 March 2014 (diff | hist) Projects/PTP/PPS PLL (→P regulation)
- 17:00, 28 February 2014 (diff | hist) N File:PTP PPS PLL simulation.png (Simulation of the PLL synchronising the master to a PPS signal, PNG) (top)
- 16:58, 28 February 2014 (diff | hist) N File:PTP PPS PLL simulation.svg (Simulation of the PLL synchronising the master to a PPS signal) (top)
- 16:23, 28 February 2014 (diff | hist) Projects/PTP/PPS PLL (→P regulation)
- 16:21, 28 February 2014 (diff | hist) Projects/PTP/PPS PLL (→P regulation)
- 15:58, 28 February 2014 (diff | hist) Projects/PTP/PPS PLL (→PLL model)
- 15:34, 28 February 2014 (diff | hist) Projects/PTP/PPS PLL (→PLL model)
- 15:23, 28 February 2014 (diff | hist) m Projects/PTP (→WP1: master synchronization to a GPS PPS)
- 14:58, 28 February 2014 (diff | hist) Projects/PTP/PPS PLL (→PLL model)
- 14:20, 28 February 2014 (diff | hist) Projects/PTP/PPS PLL (→PLL model)
- 14:13, 28 February 2014 (diff | hist) N File:PTP oscillator.svg (PTP controlled oscillator in the PHYTER) (top)
- 14:12, 28 February 2014 (diff | hist) Projects/PTP/PPS PLL (→PLL model)
- 13:02, 28 February 2014 (diff | hist) Projects/PTP/PPS PLL (→PLL model)
- 12:54, 28 February 2014 (diff | hist) N Projects/PTP/PPS PLL (Created page with "{{private_ptp}} {{TOC right}} A system including a PHYTER is used to synchronize a PTP master to a GPS PPS. = P...")
- 12:48, 28 February 2014 (diff | hist) Projects/PTP (→WP1: master synchronization to a GPS PPS)
- 12:44, 28 February 2014 (diff | hist) Projects/PTP (→WP1: master synchronization to a GPS PPS)
- 12:35, 28 February 2014 (diff | hist) N File:PPS PLL.svg (Model of the PLL used to synchronise the Master to a GPS PPS) (top)
- 12:33, 28 February 2014 (diff | hist) Projects/PTP
- 12:31, 28 February 2014 (diff | hist) Projects/PTP
- 12:18, 28 February 2014 (diff | hist) Projects
- 16:01, 24 January 2014 (diff | hist) m Hardware/Parallelport/Audio ADC DAC (→Usage)
- 11:27, 26 November 2013 (diff | hist) Hardware/FPGAEBS (→Configuration)
- 11:02, 30 September 2013 (diff | hist) m Projects/Diploma Works (→FPGA)
- 10:50, 30 September 2013 (diff | hist) m Projects/Diploma Works (→FPGA)
- 11:29, 19 September 2013 (diff | hist) Projects/Diploma Works (→FPGA)
- 09:44, 18 July 2013 (diff | hist) m Tools/Python Tools (→Modules)
- 14:17, 8 July 2013 (diff | hist) Standards/HEI 'VME' Backplane Bus (→Pinning)
- 15:23, 14 June 2013 (diff | hist) Components/IP/SD (→Testbench)
- 14:52, 14 June 2013 (diff | hist) Components/IP/SD (→Entity)
- 14:51, 14 June 2013 (diff | hist) Components/IP/SD (→Sigma-Delta modulator)
- 14:42, 14 June 2013 (diff | hist) Components/IP/SD (→Testbench)
- 14:37, 14 June 2013 (diff | hist) N File:SigmaDeltaTestbench.png (Sigma-delta modulator testbench) (top)
- 14:35, 14 June 2013 (diff | hist) Components/IP/SD
- 13:32, 14 June 2013 (diff | hist) N File:ModulatorCIDF4.svg (4th order sigma-delta modulator It is a Cascaded Integrators with Distributed Feedback (CIDF) structure) (top)
- 13:30, 14 June 2013 (diff | hist) N Components/IP/SD (Created page with "{{TOC right}} This IP can be found on the EDA Repository: svn: https://repos.hevs.ch/svn/eda/ The modulator bases on the Cascaded Integrators with Distributed Feedback (CIDF)...")
- 13:27, 14 June 2013 (diff | hist) Components/IP/Ethernet
- 13:26, 14 June 2013 (diff | hist) Components (→IP Cores)
- 16:33, 4 June 2013 (diff | hist) Tools/Setup&Licensing (→Xilinx)
- 08:01, 4 April 2013 (diff | hist) Tools/Python Tools (→Linux)
- 11:19, 3 April 2013 (diff | hist) m Tools/Python Tools (→Linux)
- 14:54, 2 April 2013 (diff | hist) Tools/Python Tools
- 14:53, 2 April 2013 (diff | hist) m Tools (→Analysis)
- 13:38, 2 April 2013 (diff | hist) Tools/Python Tools
- 13:12, 2 April 2013 (diff | hist) Tools/Python Tools (→Linux)
- 12:04, 2 April 2013 (diff | hist) N Tools/Python Tools (Created page with "{{TOC right}} [http://www.python.org/ Python] can be used to achieve results similar to Octave or Matlab. Additionally to numerical computation, packa...")
- 18:09, 12 March 2013 (diff | hist) N Tools/Xilinx ISE/Installation Windows (Created page with "{{TOC right}} This setup is done for Windows XP / Windows 7. Extract <code>ISE_DS-12.1.tar</code> to a temporary folder on the desktop. Launch <code>xsetup</code> to instal...")
- 18:06, 12 March 2013 (diff | hist) m Tools/Xilinx ISE (→Install)
- 18:06, 12 March 2013 (diff | hist) Tools/Xilinx ISE (→Install)
- 15:57, 22 February 2013 (diff | hist) Projects (→Diploma works)
- 15:57, 22 February 2013 (diff | hist) Projects/Diploma Works (→FPGA)
- 15:33, 22 February 2013 (diff | hist) N Projects/Diploma Works (Created page with "{{TOC right}} = FPGA = * Johan Droz, [http://doc.rero.ch/record/30772/files/Droz_7574243_TD.pdf Base de temps pour réseaux distribués], 2012 * Michele Korell, [http://doc....")
- 15:02, 22 February 2013 (diff | hist) Projects (→Embedded Systems)
- 11:51, 13 February 2013 (diff | hist) Components/IP/Ethernet
- 15:13, 5 February 2013 (diff | hist) Standards/Ethernet (→Multicast)
- 15:06, 5 February 2013 (diff | hist) Standards (→Ethernet)
- 15:05, 5 February 2013 (diff | hist) N Standards/Ethernet/arp (Created page with "{{TOC right}} [http://en.wikipedia.org/wiki/Address_Resolution_Protocol Address Resolution Protocol] (ARP) is a protocol used to find a hardware address associated to a given...")
- 15:05, 5 February 2013 (diff | hist) Standards (→Ethernet)
- 15:04, 5 February 2013 (diff | hist) Standards/Ethernet (→Broadcast)
- 15:14, 4 February 2013 (diff | hist) Standards/Ethernet (→Broadcast)
- 15:07, 4 February 2013 (diff | hist) Standards/Ethernet (→Broadcast)
- 15:06, 4 February 2013 (diff | hist) Standards/Ethernet (→Multicast and broadcast)
- 15:03, 4 February 2013 (diff | hist) Standards/Ethernet/Bonjour (→Multicast frames)
- 15:02, 4 February 2013 (diff | hist) Standards/Ethernet (→MII interface)
- 17:02, 28 January 2013 (diff | hist) Hardware/FPGARack (→Programmation)
- 10:58, 15 January 2013 (diff | hist) Standards/Ethernet/Bonjour (→Query)
- 17:50, 11 January 2013 (diff | hist) m Standards/Ethernet/MAC addresses (→HES-SO MAC adresses)
- 18:08, 9 January 2013 (diff | hist) Hardware/Parallelport/DAC2 (→Two-Channel DAC board)
- 18:05, 9 January 2013 (diff | hist) Hardware/Parallelport/DAC2
- 18:05, 9 January 2013 (diff | hist) N Hardware/Parallelport/DAC2 (Created page with "{{TOC right}} == 2-Channel DAC board == The board bases on 2 [http://www.analog.com/static/imported-files/data_sheets/AD5543_5553.pdf AD5543] 16-bit DACs. The DACs have a ser...")
- 17:42, 9 January 2013 (diff | hist) Hardware/Parallelport/heb lcd (→HEB LCD)
- 17:39, 9 January 2013 (diff | hist) Hardware (→Parallelport Boards)
- 14:29, 5 November 2012 (diff | hist) Hardware/Mezzanine/audio AD-DA (→Input range)
- 14:23, 5 November 2012 (diff | hist) Hardware/Mezzanine/audio AD-DA (→Input range)
- 14:07, 5 November 2012 (diff | hist) Hardware/Mezzanine/audio AD-DA (→Audio AD/DA mezzanine board)
- 13:04, 5 November 2012 (diff | hist) Hardware/Mezzanine/audio AD-DA (→Input range)
- 13:02, 5 November 2012 (diff | hist) Hardware/Mezzanine/audio AD-DA (→Power supply)
- 10:42, 5 November 2012 (diff | hist) Hardware/Mezzanine/audio AD-DA (→Audio AD/DA mezzanine board)
- 10:11, 5 November 2012 (diff | hist) N Hardware/Mezzanine/audio AD-DA (Created page with "{{TOC right}} == Audio AD/DA mezzanine board == This board has been developed as a low-cost replacement of the high-speed AD-DA board....")
- 17:14, 2 November 2012 (diff | hist) N Hardware/Mezzanine/high-speed AD-DA (Created page with "{{TOC right}} == High-speed AD/DA mezzanine board == This board has been developed for the MOLIS and IGOR projects. It features: * two 24-bit, 2.5 MSPS [[Hardware/ADC/AD7760|...")
- 17:03, 2 November 2012 (diff | hist) Hardware/Mezzanine/ADC (→ADC)
- 16:55, 2 November 2012 (diff | hist) m Hardware/Mezzanine/Ethertap (→Ethernet Tap)
- 16:53, 2 November 2012 (diff | hist) Hardware/Mezzanine/Ethertap (→EthernetTap)
- 16:44, 2 November 2012 (diff | hist) Hardware (→Mezzanine Boards)
- 16:38, 2 November 2012 (diff | hist) m Hardware/Stock Mez (→ADC Mezzanine)
- 16:37, 2 November 2012 (diff | hist) m Hardware/Stock Mez (→Ethernettap Mezzanine)
- 09:42, 7 September 2012 (diff | hist) Hardware/DAC/AD5547 (→Usage) (top)
- 09:42, 7 September 2012 (diff | hist) N Hardware/ADC/AD7760 (Created page with "{{TOC right}} == Description == The AD7760 is a Sigma-Delta ADC. It features 24-bit precision and 2.5 MSPS. The output is parallel and requires 2 read cycles on a 16-bit d...") (top)
- 09:35, 7 September 2012 (diff | hist) Hardware/DAC/AD5547 (→Usage)
- 09:31, 7 September 2012 (diff | hist) N Hardware/DAC/AD5547 (Created page with "{{TOC right}} == Description == The AD5547 is a dual DAC. It features 16-bit precision and 6.8 MHz bandwidth. The input is parallel with a first register pair (one for eac...")
- 09:30, 30 August 2012 (diff | hist) Tools/Mentor Modelsim
- 09:28, 30 August 2012 (diff | hist) Tools/Mentor HDL Designer
- 11:06, 19 July 2012 (diff | hist) m Standards/Ethernet/UDP (→Checksum) (top)
- 13:10, 16 July 2012 (diff | hist) Standards/Ethernet (→IP cores)
- 12:02, 16 July 2012 (diff | hist) Standards/Ethernet (→Gigabit Ethernet (1 Gb/s))
- 09:19, 16 July 2012 (diff | hist) Standards/Ethernet/IPv4 (→Destination address)
(Latest | Earliest) View (newer 100 | older 100) (20 | 50 | 100 | 250 | 500)