User contributions
(Latest | Earliest) View (newer 500 | older 500) (20 | 50 | 100 | 250 | 500)
- 12:59, 28 February 2014 (diff | hist) m Projects/CPPS/Workshop
- 12:59, 28 February 2014 (diff | hist) m Projects/CPPS/Workshop
- 12:59, 28 February 2014 (diff | hist) m Projects/CPPS/Workshop
- 12:59, 28 February 2014 (diff | hist) m Projects/CPPS/Workshop
- 12:58, 28 February 2014 (diff | hist) m Projects/CPPS/Workshop
- 12:58, 28 February 2014 (diff | hist) m Projects/CPPS/Workshop
- 12:57, 28 February 2014 (diff | hist) m Projects/CPPS/Workshop
- 12:57, 28 February 2014 (diff | hist) m Projects/CPPS/Workshop
- 12:53, 28 February 2014 (diff | hist) File:Seismology logo.png (uploaded a new version of "File:Seismology logo.png": Seismology at School Logo) (top)
- 12:51, 28 February 2014 (diff | hist) N File:Seismology logo.png (Seismology at School Logo)
- 12:51, 28 February 2014 (diff | hist) N File:Seismo logo color.jpg (Seismo at School logo) (top)
- 12:50, 28 February 2014 (diff | hist) N File:Sed logo.jpg (Logo of the SED)
- 12:50, 28 February 2014 (diff | hist) File:Hesso logo.png (uploaded a new version of "File:Hesso logo.png": Logo of HESSO Valais Wallis)
- 12:45, 28 February 2014 (diff | hist) N Projects/CPPS/Workshop (Created page with "{{TOC right}} Page for CPPS")
- 12:45, 28 February 2014 (diff | hist) m Projects
- 08:41, 24 February 2014 (diff | hist) m Tools/Setup&Licensing (→Synopsys)
- 08:58, 14 February 2014 (diff | hist) m Hardware/Stock Programmer (→Digilent Xilinx Programmer)
- 09:54, 24 January 2014 (diff | hist) m Tools/Setup&Licensing (→Actel Gold License Node Locked)
- 08:48, 24 January 2014 (diff | hist) m Hardware/FPGARackBackplane (→Boards in Use)
- 08:48, 24 January 2014 (diff | hist) m Hardware/FPGARackBackplane (→Boards in Use)
- 08:47, 24 January 2014 (diff | hist) N File:FPGA Rack Backplane Stack Demo.jpg (FPGA Rack Stack Backplane with 2 boards in use) (top)
- 08:46, 24 January 2014 (diff | hist) N File:FPGA Rack Backplane Flat Demo.jpg (Demo setup of the Flat Backplane with 3 boards) (top)
- 08:45, 24 January 2014 (diff | hist) m Hardware/FPGARackBackplane
- 08:43, 24 January 2014 (diff | hist) m Hardware/FPGARackDebug
- 16:40, 23 January 2014 (diff | hist) m Components/IP/VME (→Slave Controller (with premapped registers))
- 16:38, 23 January 2014 (diff | hist) m Components/IP/VME
- 16:38, 23 January 2014 (diff | hist) N File:VME IP Slave Core Controller premappedRegs.jpg (VME IP Slave Controller with integrated dual clock Registers) (top)
- 16:37, 23 January 2014 (diff | hist) N File:VME IP Slave Core Controller.jpg (VME IP Slave Controller) (top)
- 16:36, 23 January 2014 (diff | hist) N File:VME IP Master Core Controller.jpg (VME IP Core Master Controller) (top)
- 16:07, 23 January 2014 (diff | hist) m Components/IP/VME
- 15:22, 23 January 2014 (diff | hist) m Components/IP/VME
- 15:13, 23 January 2014 (diff | hist) m Components/IP/VME
- 15:12, 23 January 2014 (diff | hist) m Standards/HEI 'VME' Backplane Bus
- 15:11, 23 January 2014 (diff | hist) m Components/IP/VME
- 15:09, 23 January 2014 (diff | hist) m Standards/HEI 'VME' Backplane Bus (→Timing diagrams)
- 14:52, 23 January 2014 (diff | hist) m Standards/HEI 'VME' Backplane Bus (→Signal Mapping)
- 14:52, 23 January 2014 (diff | hist) m Standards/HEI 'VME' Backplane Bus
- 14:51, 23 January 2014 (diff | hist) m Standards/HEI 'VME' Backplane Bus (→Signal Mapping)
- 14:48, 23 January 2014 (diff | hist) m Standards/HEI 'VME' Backplane Bus
- 14:48, 23 January 2014 (diff | hist) m Standards/HEI 'VME' Backplane Bus
- 13:11, 23 January 2014 (diff | hist) m Standards/HEI 'VME' Backplane Bus
- 13:11, 23 January 2014 (diff | hist) m Standards/HEI 'VME' Backplane Bus
- 13:10, 23 January 2014 (diff | hist) m Components/IP/VME
- 12:15, 23 January 2014 (diff | hist) m Hardware/FPGARackBackplane
- 12:14, 23 January 2014 (diff | hist) m Hardware/FPGARackBackplane
- 12:11, 23 January 2014 (diff | hist) N File:FPGA Rack Backplane Stack v1 0.jpg (FPGA Rack Backplane Stack version with 4 slots) (top)
- 12:09, 23 January 2014 (diff | hist) m Hardware/FPGARackBackplane
- 12:08, 23 January 2014 (diff | hist) m Hardware
- 12:07, 23 January 2014 (diff | hist) N File:FPGA Rack Debug Schematic.pdf (Schematic of the FPGA Rack Debug Board) (top)
- 12:07, 23 January 2014 (diff | hist) N File:FPGARack Debug Board v1 0.jpg (FPGA Rack Debug Board for connecting VME bus with the Agilent Logic Analyzer) (top)
- 12:06, 23 January 2014 (diff | hist) N File:Agilent-e5385a.jpg (Agilent E5385A Probe) (top)
- 12:05, 23 January 2014 (diff | hist) N Hardware/FPGARackDebug (Created page with "{{TOC right}} This boards allows to Debug easily the VME bus. All signals can be connected directly with the Agilent E5385A Probe to the [[Inventory/Measurement/LogicAnalyzer...")
- 11:10, 23 January 2014 (diff | hist) N File:FPGA Rack Backplane Flat v1 0.jpg (Flat backplane v1) (top)
- 10:05, 23 January 2014 (diff | hist) N File:FPGA Rack Backplane Stack.pdf (Schematic of the Stack Backplane) (top)
- 10:05, 23 January 2014 (diff | hist) N File:FPGA Rack Backplane Flat.pdf (Schematic of the Flat Backplane) (top)
- 10:04, 23 January 2014 (diff | hist) N Hardware/FPGARackBackplane (Created page with "{{TOC right}} = Rack Backplanes = There are several versions of the FPGA Rack Backplane. Both are intended for the HES-SO FPGA Rack Board, these feature...")
- 09:21, 23 January 2014 (diff | hist) m Hardware/FPGARackADDAV1
- 09:21, 23 January 2014 (diff | hist) m Hardware/FPGARack
- 09:21, 23 January 2014 (diff | hist) m Hardware/FPGARack
- 09:10, 23 January 2014 (diff | hist) m Hardware
- 08:53, 23 January 2014 (diff | hist) N Components/IP/VME (Created page with "{{private}} {{TOC right}} * VME * HEVS Backplane Bus (VME connector)")
- 08:52, 23 January 2014 (diff | hist) m Components
- 14:36, 22 January 2014 (diff | hist) m Hardware/Stock PP
- 14:35, 22 January 2014 (diff | hist) m Hardware/Stock PP
- 14:35, 22 January 2014 (diff | hist) m Hardware/Stock PP
- 14:34, 22 January 2014 (diff | hist) m Hardware/Stock PP
- 14:31, 22 January 2014 (diff | hist) N File:PP HEB ADC DAC test.jpg (Board set up for the Audio Amp Test, also used in the EMVS "Promotion Day") (top)
- 14:17, 22 January 2014 (diff | hist) m Hardware/Parallelport/Audio ADC DAC (→Test)
- 14:11, 22 January 2014 (diff | hist) m Hardware/Parallelport/Audio ADC DAC (→Usage)
- 14:10, 22 January 2014 (diff | hist) N File:Mezza AudioAdapter Schematic.pdf (top)
- 14:10, 22 January 2014 (diff | hist) N File:PP ADC DAC Board.jpg (top)
- 14:09, 22 January 2014 (diff | hist) m Hardware/Parallelport/Audio ADC DAC
- 14:08, 22 January 2014 (diff | hist) N Hardware/Parallelport/Audio ADC DAC (Created page with "{{TOC right}} == Audio ADC DAC board == The board bases on 2 different chips. * ADC Chip is a BB [http://www.ti.com/product/pcm1804 PCM1804] full differential analog input 24...")
- 12:11, 22 January 2014 (diff | hist) m Hardware
- 08:49, 29 November 2013 (diff | hist) m Hardware/Stock Programmer
- 08:49, 29 November 2013 (diff | hist) m Hardware/Stock Programmer (→Digilent Xilinx Programmer)
- 09:24, 26 November 2013 (diff | hist) m Hardware/Stock Mez (→8-channel ADC)
- 09:23, 26 November 2013 (diff | hist) m Hardware/Stock Mez (→8-channel ADC)
- 09:20, 26 November 2013 (diff | hist) m Hardware/Parallelport/motor
- 09:18, 26 November 2013 (diff | hist) N File:FPGA PP HEB Motor v2 schematic.pdf (Schematic of the Steppermotor v2 board) (top)
- 09:17, 26 November 2013 (diff | hist) N File:FPGA PP HEB Motor v1 schematic.pdf (Schematic of the v1 Steppermotor Module) (top)
- 09:17, 26 November 2013 (diff | hist) N File:FPGA PP heb motor v1.jpg (V1 of the Steppermotor module, mostly used for the Chronometer project) (top)
- 09:13, 26 November 2013 (diff | hist) N Hardware/Parallelport/motor (Created page with "{{TOC right}} == HEB Motor == DC and Stepper Motor Control Board. {|class=wikitable |- ! Type || HEB Motor Parallelboard || Schematic || Description |- | V2.0 || [[File:FPG...")
- 09:11, 26 November 2013 (diff | hist) m Hardware
- 15:59, 25 November 2013 (diff | hist) N Talk:Hardware/Stock FPGA (Created page with "* Long Cable USB 2.0 Micro * Xilinx Programmer Tpye Digilent * extra students Boards FPGA Boards (4 empty PCB left)") (top)
- 09:57, 18 November 2013 (diff | hist) m Tools/Setup&Licensing
- 09:55, 18 November 2013 (diff | hist) m Tools/Setup&Licensing
- 09:50, 8 November 2013 (diff | hist) N File:FPGA Rack v1 0 LedsButtons.jpg (numbering of the leds and buttons on the FPGA Rack board) (top)
- 09:49, 8 November 2013 (diff | hist) m Hardware/FPGARack
- 10:32, 15 October 2013 (diff | hist) m Hardware/Stock Programmer (→Microsemi FlashPro 4 Programmer)
- 10:29, 15 October 2013 (diff | hist) m Hardware/Stock Programmer (→Microsemi FlashPro 4 Programmer)
- 11:13, 24 September 2013 (diff | hist) m Hardware/Stock Programmer (→Digilent Xilinx Programmer)
- 11:13, 24 September 2013 (diff | hist) m Hardware/Stock Programmer (→Digilent Xilinx Programmer)
- 09:53, 20 September 2013 (diff | hist) m Hardware/Beckhoff FB1130 (→Features) (top)
- 09:52, 20 September 2013 (diff | hist) m Hardware/Beckhoff FB1130 (→Features)
- 09:51, 20 September 2013 (diff | hist) m Hardware/Beckhoff FB1130 (→Beckhoff FB1130 Piggyback)
- 14:56, 5 September 2013 (diff | hist) m Hardware/Stock Mez (→Audio AD-DA)
- 14:54, 5 September 2013 (diff | hist) m Hardware/Stock Mez (→Passive Ethernet tap)
- 14:50, 5 September 2013 (diff | hist) m Hardware/Stock Programmer (→Digilent Xilinx Programmer)
- 08:00, 23 August 2013 (diff | hist) m Components/Designs/VHDL template (→Directory Structure)
- 14:31, 22 August 2013 (diff | hist) m Hardware/Parallelport/heb lcd
- 14:03, 22 August 2013 (diff | hist) N Components/IP/HEB LCD (Created page with "{{TOC right}} = HEB-LCD IP Core = This IP can be found on the EDA Repository: svn: https://repos.hevs.ch/svn/eda/ The Lcd and Lcd_test library is intended to use with the [...")
- 12:07, 22 August 2013 (diff | hist) N File:Components IP HEB LCD toplevel.png (Toplevel of the VHDL LCD IP Core for the HEB_LCD_V2_0 board) (top)
- 12:00, 22 August 2013 (diff | hist) m Components (→IP Cores)
- 08:37, 20 August 2013 (diff | hist) m Hardware/Parallelport/heb lcd
- 08:35, 20 August 2013 (diff | hist) m Hardware/Stock PP
- 07:47, 20 August 2013 (diff | hist) m Hardware/Parallelport/heb lcd
- 07:47, 20 August 2013 (diff | hist) m Hardware/Parallelport/heb lcd
- 07:47, 20 August 2013 (diff | hist) N File:FPGA PP HEB lcd v2.png (Image of the v2 of the LCD parallelport extension) (top)
- 07:40, 20 August 2013 (diff | hist) N File:FPGA PP HEB lcd v2 schematic.pdf (Schematic of the v2 of the LCD parallelport extension) (top)
- 13:00, 13 August 2013 (diff | hist) File:TrimLibs.zip (uploaded a new version of "File:TrimLibs.zip": Version V1.1) (top)
- 12:59, 13 August 2013 (diff | hist) m Tools/Mentor HDL Designer/TrimLibs (top)
- 07:26, 12 August 2013 (diff | hist) m Projects/basmi
- 07:20, 12 August 2013 (diff | hist) m Projects/basmi
- 15:31, 9 August 2013 (diff | hist) m Projects/basmi
- 15:08, 9 August 2013 (diff | hist) m Projects/basmi
- 15:08, 9 August 2013 (diff | hist) m Projects/basmi
- 15:08, 9 August 2013 (diff | hist) m Projects/basmi
- 15:08, 9 August 2013 (diff | hist) N File:BasMI Logo.png (Logo of Project BasMI) (top)
- 15:07, 9 August 2013 (diff | hist) N File:BasMI backplane types.png (Possible types of backplanes) (top)
- 15:07, 9 August 2013 (diff | hist) m Projects/basmi
- 14:55, 9 August 2013 (diff | hist) m Projects/basmi
- 14:42, 9 August 2013 (diff | hist) N Projects/basmi (Created page with "{{TOC right}} = BasMI = This is an internal R&D project in order to develop a unified development platform to use with various hardware. The bus connectors are based on [[S...")
- 13:52, 9 August 2013 (diff | hist) m Projects
- 10:15, 8 August 2013 (diff | hist) m Components/Ethernet/IPs/MII Testbench (top)
- 14:09, 7 August 2013 (diff | hist) m Standards/Ethernet/arp
- 10:45, 7 August 2013 (diff | hist) N Components/Ethernet/IPs/MII Testbench (Created page with "{{TOC right}} == MII Sender == The MII Sender can read a *.eth file and sends the stored packets over a 10/100Mpbs MII Interface to the Ethernet Receiver. [[File:Ethernet TB...")
- 10:09, 7 August 2013 (diff | hist) N File:Ethernet TB IP MII Sender.png (Ethernet Testbench MII Sender bloc) (top)
- 10:08, 7 August 2013 (diff | hist) N File:Ethernet TB IP MII Receiver.png (Ethernet Testbench MII Receiver bloc) (top)
- 09:52, 7 August 2013 (diff | hist) m Standards/Ethernet (→IP cores)
- 09:00, 7 August 2013 (diff | hist) m Standards/Ethernet (→Broadcast)
- 08:58, 7 August 2013 (diff | hist) N Components/Ethernet/IPs/UDP FIFO (Created page with "{{TOC right}} == UDP FIFO == The Ethernet UDP FIFO core connects to the MII to dual port RAM interface on one side and provides a FIFO p...")
- 08:58, 7 August 2013 (diff | hist) m Components/IP/Ethernet
- 07:09, 5 August 2013 (diff | hist) m Inventory/CPU/ICD (→TI MSP-FET430UIF)
- 11:01, 19 July 2013 (diff | hist) m Tools/Novell linux
- 10:58, 19 July 2013 (diff | hist) N File:HevsMount.bash (Mount script for Linux of the Novell network drives) (top)
- 09:20, 17 July 2013 (diff | hist) N User:Gem (Created page with "{{TOC right}} == Office Location == BR02 == Contact == * [mailto:martial.geiser@hevs.ch martial.geiser@hevs.ch] * [http://isi.hevs.ch/valais/martial-geiser.html ISI Contact]...") (top)
- 09:18, 17 July 2013 (diff | hist) N User:Trf (Created page with "{{TOC right}} == Office Location == BE05 == Contact == * [mailto:frederic.truffer@hevs.ch frederic.truffer@hevs.ch] * [http://isi.hevs.ch/valais/frederic-truffer.html ISI Co...") (top)
- 09:17, 17 July 2013 (diff | hist) N User:Ste (Created page with "{{TOC right}} == Office Location == BE05 == Contact == * [mailto:helene.strese@hevs.ch helene.strese@hevs.ch] * [http://isi.hevs.ch/valais/helene-strese.html ISI Contact] =...") (top)
- 09:15, 17 July 2013 (diff | hist) N Projects/sams2 (Created page with "{{TOC right}} = SAMS2 Sensor Assay Microbe Systems = This project is in Collaboration with HEIG-VD. == Collaborator == * Geiser Martial * [[User:Trf|Truffer Fr...") (top)
- 09:13, 17 July 2013 (diff | hist) N File:20130708 - SAMS2 Brochure.pdf (SAMS 2 project brochure) (top)
- 09:00, 17 July 2013 (diff | hist) m Projects (→Embedded Systems)
- 08:59, 17 July 2013 (diff | hist) m Projects (→Embedded Systems)
- 08:56, 17 July 2013 (diff | hist) m Projects
- 15:09, 15 July 2013 (diff | hist) m Inventory/Measurement/LogicAnalyzer
- 15:09, 15 July 2013 (diff | hist) N File:Agilent 16803A.jpg (Agilent Logic Analyzer 16803A) (top)
- 07:55, 14 June 2013 (diff | hist) m Languages/Perl (Blanked the page) (top)
- 07:55, 14 June 2013 (diff | hist) N Tools/Mentor HDL Designer/TrimLibs (Created page with "{{TOC right}} == TrimLib == Perl script for HDL-Designer for using the concatenated file in ISE. Trim Libs script file ==== Tasks ==== * replaces use...")
- 07:53, 14 June 2013 (diff | hist) m Tools/Mentor HDL Designer
- 10:57, 13 June 2013 (diff | hist) m Languages/Perl
- 12:19, 12 June 2013 (diff | hist) N Hardware/Stock PP (Created page with "{{TOC right}} {{private}} '''If you need some Hardware parts, ask Corthay François or Zahno Silvan''' '''Our Hardware stock is placed in A201 and A...")
- 12:15, 12 June 2013 (diff | hist) m Inventory (→FPGA related)
- 12:10, 12 June 2013 (diff | hist) m Hardware/Parallelport/DAC2 (top)
- 12:09, 12 June 2013 (diff | hist) m Hardware/Parallelport/DAC2
- 12:08, 12 June 2013 (diff | hist) N File:PP HEB DAC test.jpg (Test with Loudspeaker of the Parallel Port HEB DAC Board) (top)
- 12:08, 12 June 2013 (diff | hist) N File:PP HEB DAC.jpg (Parallel Port HEB DAC Board v6) (top)
- 12:07, 12 June 2013 (diff | hist) N File:PP HEB DAC schematic.pdf (PCAD Schematic of the Parallel Port HEB DAC Board V6) (top)
- 12:03, 12 June 2013 (diff | hist) m Hardware/Parallelport/DAC2
- 13:53, 10 June 2013 (diff | hist) m Standards/HEI 'VME' Backplane Bus (→Timing diagrams)
- 13:53, 10 June 2013 (diff | hist) m Standards/HEI 'VME' Backplane Bus (→Timing diagrams)
- 13:53, 10 June 2013 (diff | hist) m Standards/HEI 'VME' Backplane Bus
- 13:52, 10 June 2013 (diff | hist) N File:HESSO VME Bus.png (HESSO VME Bus timing diagram) (top)
- 13:00, 10 June 2013 (diff | hist) m Help:Contents (→Novell User with write rights)
- 10:18, 4 June 2013 (diff | hist) m Tools/Setup&Licensing
- 10:17, 4 June 2013 (diff | hist) m Tools/Setup&Licensing (→Microsemi (Actel))
- 10:16, 4 June 2013 (diff | hist) m Tools/Setup&Licensing (→Microsemi (Actel) Libero SoC (IDE))
- 10:16, 4 June 2013 (diff | hist) m Tools/Setup&Licensing (→Synopsys Synplify)
- 10:16, 4 June 2013 (diff | hist) m Tools/Setup&Licensing (→Xilinx ISE)
- 10:14, 4 June 2013 (diff | hist) m Tools/Setup&Licensing (→Microsemi (Actel) Libero SoC (IDE))
- 10:13, 4 June 2013 (diff | hist) m Tools/Setup&Licensing
- 10:09, 4 June 2013 (diff | hist) m Tools/Setup&Licensing
- 08:28, 4 June 2013 (diff | hist) m Tools/Setup&Licensing (→Products)
- 08:27, 4 June 2013 (diff | hist) m Tools/Setup&Licensing (→Products)
- 08:27, 4 June 2013 (diff | hist) m Tools/Setup&Licensing
- 08:23, 4 June 2013 (diff | hist) m Tools/Setup&Licensing
- 08:22, 4 June 2013 (diff | hist) m Tools/Setup&Licensing
- 11:47, 3 June 2013 (diff | hist) m Hardware/Stock Programmer (→Microsemi FlashPro 4 Programmer)
- 10:06, 3 June 2013 (diff | hist) m Links
- 11:25, 27 May 2013 (diff | hist) m Tools/Versions
- 11:43, 23 May 2013 (diff | hist) m Standards/HEI 'VME' Backplane Bus
- 07:54, 8 May 2013 (diff | hist) m Hardware
- 09:36, 6 May 2013 (diff | hist) N Hardware/PIcEBS (moved Hardware/PIcEBS to Hardware/PICEBS: wrong page name) (top)
- 09:36, 6 May 2013 (diff | hist) m Hardware/PICEBS (moved Hardware/PIcEBS to Hardware/PICEBS: wrong page name)
- 09:35, 6 May 2013 (diff | hist) m Inventory/CPU/PICEBS (top)
- 09:31, 6 May 2013 (diff | hist) m Hardware/FPGARackADDA (top)
- 09:31, 6 May 2013 (diff | hist) N Hardware/FPGARackADDA (Created page with "{{private}} {{TOC right}} ====== V1 ======")
- 09:30, 6 May 2013 (diff | hist) m Hardware (→FPGA Boards)
- 09:27, 6 May 2013 (diff | hist) m Tools/Dia (top)
- 09:26, 6 May 2013 (diff | hist) m Tools/QtCreator (top)
- 09:25, 6 May 2013 (diff | hist) N Hardware/Parallelport/PTP (Created page with "{{TOC right}} == HEB Matrix == Matrix Led board with 2 times 35Leds. In total 70 Leds, set up in 7 rows and 10 columns. {|class=wikitable |- ! Type || HEB Matrix Parallelbo...")
- 09:19, 6 May 2013 (diff | hist) m Inventory/Sensors/GPS
- 09:19, 6 May 2013 (diff | hist) m Inventory/CPU/Interfaces
- 09:18, 6 May 2013 (diff | hist) m Inventory/CPU/ICD
- 09:18, 6 May 2013 (diff | hist) m Inventory/CPU/SBC
- 09:18, 6 May 2013 (diff | hist) m Inventory/CPU/DevKits
- 09:18, 6 May 2013 (diff | hist) m Inventory/CPU/PICEBS
- 09:17, 6 May 2013 (diff | hist) m Inventory/CPU/ICD (→TI MSP-FET430UIF)
- 09:15, 6 May 2013 (diff | hist) m Hardware/Stock Altera FPGA
- 09:15, 6 May 2013 (diff | hist) m Hardware/Stock Lattice FPGA
- 09:14, 6 May 2013 (diff | hist) m Hardware/Stock Altera FPGA
- 07:33, 15 April 2013 (diff | hist) m Standards/HEI 'VME' Backplane Bus (→Pinning)
- 16:11, 12 April 2013 (diff | hist) m Standards/HEI 'VME' Backplane Bus (→Pinning)
- 14:13, 8 April 2013 (diff | hist) m Tools/SublimeText
- 16:54, 4 March 2013 (diff | hist) m Hardware/Stock Mez (→8-channel ADC)
- 12:53, 28 February 2013 (diff | hist) m Inventory/CPU/ICD (→TI MSP-FET430UIF)
- 12:00, 28 February 2013 (diff | hist) m Inventory/CPU/ICD (→TI MSP-FET430UIF)
- 15:07, 27 February 2013 (diff | hist) m Hardware/Actel SmartFusion (top)
- 14:50, 27 February 2013 (diff | hist) m Hardware/Stock Actel FPGA
- 14:43, 27 February 2013 (diff | hist) m Hardware/Stock Actel FPGA
- 14:39, 27 February 2013 (diff | hist) N Hardware/Actel SmartFusion (Created page with "{{TOC right}} This is an Actel SmartFusion Development Kit. It features many interfaces and has an ARM Cortex-M3 Hardcore included, in addition to that it has an ACE (Analogu...")
- 14:38, 27 February 2013 (diff | hist) File:Smartfusion MixedSignalHeader Converter schematic.pdf (uploaded a new version of "File:Smartfusion MixedSignalHeader Converter schematic.pdf") (top)
- 14:36, 27 February 2013 (diff | hist) N File:Smartfusion MixedSignalHeader Converter schematic.pdf (Schematics for the Converterboard for the Actel Smart Fusion Kits.)
- 14:35, 27 February 2013 (diff | hist) N File:SmartFusion MixedSignalHeader Converter.jpg (HESSO Conterter Board for Actel SmartFusion Development Kit & Evaluation Kit. (A2F500-Dev-Kit & A2F200-Eval-Kit)) (top)
- 14:34, 27 February 2013 (diff | hist) N File:Actel Smartfusion DevKit schematic.pdf (Schematics File for Actel Smart Fusion Development Kit) (top)
- 14:34, 27 February 2013 (diff | hist) N File:Actel SmartFusion DevKit.jpg (Picture of all connectors of the Actel Smart Fusion Development Kit) (top)
- 13:59, 27 February 2013 (diff | hist) m Hardware/Actel CoreMP7 (top)
- 13:55, 27 February 2013 (diff | hist) m Hardware (→FPGA Boards)
- 12:24, 27 February 2013 (diff | hist) m Hardware/Beckhoff FB1130
- 12:20, 27 February 2013 (diff | hist) N Hardware/Stock Xilinx FPGA (Created page with "{{TOC right}} {{private}} '''If you need some Hardware parts, ask Corthay François or Zahno Silvan''' '''Our Hardware stock is placed in A307. If y...")
- 12:17, 27 February 2013 (diff | hist) m Hardware/Stock Actel FPGA
- 12:17, 27 February 2013 (diff | hist) m Inventory
- 12:16, 27 February 2013 (diff | hist) N Hardware/Beckhoff FB1130 (Created page with "{{TOC right}} The EtherCAT Piggyback controller board FB1130 combines a Xilinx FPGA, two EtherCAT ports and a PDI-Connector on a printed circuit board. Target applications fo...")
- 12:16, 27 February 2013 (diff | hist) N File:Beckhoff FB1130 Motherboard schematic.pdf (Schematic for the FB1130 Motherboard) (top)
- 11:17, 27 February 2013 (diff | hist) N File:Beckhoff FB1130 V15.pdf (Beckhoff Hardware Datasheet for FB1130 EtherCAT Development Piggyback Board) (top)
- 11:16, 27 February 2013 (diff | hist) N File:Beckhoff FB1130 system.jpg (Beckhoff FB1130 Piggyback and Motherboard) (top)
- 11:15, 27 February 2013 (diff | hist) N File:Beckhoff FB1130 Ref design.ucf (User Constraint File for Reference Design of Beckhoff for FB1130) (top)
- 11:15, 27 February 2013 (diff | hist) N File:Beckhoff FB1130 piggyback.jpg (Beckhoff Piggyback FB1130 Board for EtherCAT Development) (top)
- 11:14, 27 February 2013 (diff | hist) N File:Beckhoff FB1130 motherboard.jpg (Motherboard developed @ HES-SO for Beckhoff Piggyback FB1130 Board) (top)
- 10:53, 27 February 2013 (diff | hist) m Hardware
- 16:47, 25 February 2013 (diff | hist) m Inventory
- 16:46, 25 February 2013 (diff | hist) m Hardware
- 16:07, 25 February 2013 (diff | hist) m Inventory
- 16:07, 25 February 2013 (diff | hist) N Hardware/Stock Actel FPGA (Created page with "{{TOC right}} {{private}} '''If you need some Hardware parts, ask Corthay François or Zahno Silvan''' '''Our Hardware stock is placed in A307. If y...")
- 16:04, 25 February 2013 (diff | hist) m Inventory (→FPGA related)
- 16:03, 25 February 2013 (diff | hist) N Hardware/Actel CoreMP7 (Created page with "{{TOC right}} This is an Actel Core MP/ Development Kit. It features many interfaces and has an ARM Cortex M7 Hardcore included. This board was mainly used during diplomawork...")
- 16:00, 25 February 2013 (diff | hist) N File:Actel CoreMP7 schematic.pdf (Schematics file fo the Actel CoreMP7 Development Kit) (top)
- 15:57, 25 February 2013 (diff | hist) N File:Actel CoreMP7.jpg (Actel Development Kit Core MP7) (top)
- 15:54, 25 February 2013 (diff | hist) m Hardware
- 15:54, 25 February 2013 (diff | hist) m Hardware (→FPGA Boards)
- 15:53, 25 February 2013 (diff | hist) m Hardware/Stock Mez
- 15:52, 25 February 2013 (diff | hist) N Hardware/Extention/Passive Ethertap (Created page with "{{TOC right}} == Passive Ethernet Tap == The Ethernet tap allows to monitor the traffic on an Ethernet link passively, filter the frames and send them to the to the connecte...") (top)
- 15:51, 25 February 2013 (diff | hist) N File:FPGA Passive EthernetTab schematics.pdf (Schematics of the Passive Ethernet Tab aka. Passive Ethernet Measurement Point) (top)
- 15:44, 25 February 2013 (diff | hist) m Hardware
- 15:42, 25 February 2013 (diff | hist) m Hardware/Stock Mez
- 15:40, 25 February 2013 (diff | hist) N File:Passive Measurement Point small.jpg (Passive Ethernet Measurement Point, used and eeveloped during Diplomaworks in Sweden) (top)
- 15:37, 25 February 2013 (diff | hist) m Inventory/Sensors/GPS
- 15:36, 25 February 2013 (diff | hist) N Inventory/Sensors/GPS (Created page with "{{private}} {{TOC right}} '''If you need some Hardware parts, ask Corthay François or Zahno Silvan''' '''Our Hardware stock is placed in A201 and ...")
- 15:33, 25 February 2013 (diff | hist) m Inventory
- 15:32, 25 February 2013 (diff | hist) m Hardware/Sensor/GPS Navman (top)
- 15:32, 25 February 2013 (diff | hist) N Hardware/Sensor/GPS Navman (Created page with "{{TOC right}} == Navman Jupiter 30 Receiver Module == The Navman Jupiter 30 is a GPS receiver module. It is completely designed for surface mount assembly (SMT) integration. ...")
- 15:31, 25 February 2013 (diff | hist) N File:GPS Navman Jupiter30.png (GPS receiver Module Jupiter 30) (top)
- 15:27, 25 February 2013 (diff | hist) m Hardware
- 08:43, 25 February 2013 (diff | hist) m Hardware/Stock Programmer
- 08:42, 25 February 2013 (diff | hist) m Hardware/Stock Programmer
- 08:40, 25 February 2013 (diff | hist) N File:Xilinx platform cable usb ii.jpg (Official Xilinx Platform USB Programmer) (top)
- 08:39, 25 February 2013 (diff | hist) m Hardware/Programmers
- 16:35, 22 February 2013 (diff | hist) m Projects/Diploma Works
- 16:35, 22 February 2013 (diff | hist) m Projects/Diploma Works
- 16:07, 22 February 2013 (diff | hist) m Projects/Diploma Works
- 08:25, 22 February 2013 (diff | hist) m Hardware/Mezzanine/Ethertap (top)
- 16:53, 21 February 2013 (diff | hist) m Components (→Designs)
- 16:04, 18 February 2013 (diff | hist) m Tools/Setup&Licensing (→HDL-Designer)
- 16:02, 18 February 2013 (diff | hist) N File:Update mgc pkginfo.zip (Script for let run HDL Designer < 2010 on the HESSO License Server.) (top)
- 10:43, 14 February 2013 (diff | hist) m Hardware/Interfaces (top)
- 10:42, 14 February 2013 (diff | hist) m Hardware/Interfaces (→USB to CAN interface)
- 15:58, 8 February 2013 (diff | hist) m Hardware/Programmers
- 14:27, 8 February 2013 (diff | hist) N User:Sap (Created page with "{{TOC right}} == Office Location == A306 == Contact == * [mailto:pascal.sartoretti@hevs.ch pascal.sartoretti@hevs.ch] * [http://isi.hevs.ch/valais/pascal-sartoretti.html ISI...") (top)
- 09:19, 8 February 2013 (diff | hist) m Tools/Setup&Licensing
- 09:17, 8 February 2013 (diff | hist) m Tools/Setup&Licensing
- 09:16, 8 February 2013 (diff | hist) m Tools/Setup&Licensing
- 09:15, 8 February 2013 (diff | hist) m Tools/Setup&Licensing
- 09:15, 8 February 2013 (diff | hist) m Tools/Setup&Licensing (→Microsemi (Actel) Libero SoC (IDE))
- 10:50, 7 February 2013 (diff | hist) N File:Presentation en UITWiki.pdf (Official Presentatino of the UIT Wiki held 24.01.2012) (top)
- 14:48, 4 February 2013 (diff | hist) m Tools/Xilinx ISE/UCF Timing Constraints (top)
- 10:07, 28 January 2013 (diff | hist) m Hardware/Stock Programmer (→Digilent Xilinx Programmer)
- 10:06, 28 January 2013 (diff | hist) m Hardware/Stock Programmer (→Digilent Xilinx Programmer)
- 14:50, 25 January 2013 (diff | hist) m Hardware/Stock Programmer (→Digilent Xilinx Programmer)
- 14:29, 25 January 2013 (diff | hist) m Hardware/Stock Mez (→8-channel ADC)
- 14:53, 24 January 2013 (diff | hist) m Components/IP/SPI (top)
- 14:53, 24 January 2013 (diff | hist) m Components/IP/SPI
- 14:53, 24 January 2013 (diff | hist) m Components/IP/Ethernet
- 10:49, 24 January 2013 (diff | hist) File:FPGA Mezza ADC schematic.pdf (uploaded a new version of "File:FPGA Mezza ADC schematic.pdf": HES-SO FPGA-EBS Mezzanine ADC Extention schematic) (top)
- 09:20, 24 January 2013 (diff | hist) N Tools/Eclipse/SimplifIDE License (Created page with "{{private}} {{TOC right}} License Version < v1.2 <source lang='text'> H4sIAAAAAAAAAAG4Akf9zviX9vNLiUTANwFT0q3FxetJ+/M27bjR1lW4oFWo2WsfR2Ht48Lorn65 c21St4XPrPXIEOngp5aGjt3KcVnk...") (top)
- 09:20, 24 January 2013 (diff | hist) m Tools/Eclipse/SimplifIDE (top)
- 09:15, 24 January 2013 (diff | hist) m Inventory
- 09:49, 22 January 2013 (diff | hist) N File:ADC Cirrus CS5368.pdf (Datasheet of the Cirrus Logix CS5368 ADC) (top)
- 09:49, 22 January 2013 (diff | hist) m Hardware/Mezzanine/ADC (→8-channel audio ADC) (top)
- 14:39, 16 January 2013 (diff | hist) m Tools/Xilinx ISE/UCF Timing Constraints
- 14:38, 16 January 2013 (diff | hist) m Tools/Xilinx ISE/UCF Timing Constraints
- 10:10, 15 January 2013 (diff | hist) File:PICEBS v1 schematics.pdf (uploaded a new version of "File:PICEBS v1 schematics.pdf": Schematics of the PICEBS V1 Development Board) (top)
- 10:09, 15 January 2013 (diff | hist) m Hardware/PICEBS
- 10:09, 15 January 2013 (diff | hist) m Hardware/PICEBS
- 10:08, 15 January 2013 (diff | hist) m Hardware/PICEBS
- 10:08, 15 January 2013 (diff | hist) m Hardware/PICEBS
- 10:07, 15 January 2013 (diff | hist) N File:PICEBS1 v1 0 doc.pdf (Documentation of the PICEBS V1 Development Board) (top)
- 10:07, 15 January 2013 (diff | hist) N File:PICEBS v1 schematics.pdf (Schematics of the HESSO PICEBS V1 Development Board)
- 10:03, 15 January 2013 (diff | hist) m Hardware/PICEBS
- 10:02, 15 January 2013 (diff | hist) m Hardware/PICEBS
- 10:02, 15 January 2013 (diff | hist) m Hardware/PICEBS
- 10:01, 15 January 2013 (diff | hist) m Hardware/ARMEBS
- 10:00, 15 January 2013 (diff | hist) N File:PICEBS1 Box.jpg (HESSO PICEBS v1 Development Board in Box) (top)
- 10:00, 15 January 2013 (diff | hist) N File:PICEBS1.jpg (HESSO PICEBS v1 Development Board) (top)
- 09:59, 15 January 2013 (diff | hist) N File:ARMEBS3 v1 3.jpg (HESSO ARMEBS v1.3 Development Board) (top)
- 09:59, 15 January 2013 (diff | hist) N Hardware/PICEBS (Created page with "{{private}} {{TOC right}} Below you can find all PIC EBS Boards. {|class=wikitable |- ! Type || Photo || Schematic || Documentation || Description |- | V3 || [[File:PICEBS1...")
- 09:40, 15 January 2013 (diff | hist) m Hardware
- 09:18, 15 January 2013 (diff | hist) m Hardware/RasPiB (top)
- 09:18, 15 January 2013 (diff | hist) m Hardware/RasPiB
- 09:18, 15 January 2013 (diff | hist) m Hardware/RasPiB
- 09:17, 15 January 2013 (diff | hist) m Hardware/RasPiB
- 09:17, 15 January 2013 (diff | hist) N File:RaspberryPiModelB overview.jpg (Schematic Model of the Raspberry Pi) (top)
- 09:14, 15 January 2013 (diff | hist) m Hardware/RasPiB
- 09:13, 15 January 2013 (diff | hist) m Languages/VHDL/Summaries (top)
- 11:39, 9 January 2013 (diff | hist) File:TrimLibs.zip (uploaded a new version of "File:TrimLibs.zip": v0.7 of the Trimming Perl Script for concatenated VHDL Files)
- 16:00, 7 January 2013 (diff | hist) m No Access
- 15:57, 7 January 2013 (diff | hist) m Template:Private
- 15:57, 7 January 2013 (diff | hist) m Tools/Setup&Licensing
- 15:53, 7 January 2013 (diff | hist) m Template:Private
- 15:51, 7 January 2013 (diff | hist) m Template:Private
- 15:51, 7 January 2013 (diff | hist) m Template:Private
- 15:44, 7 January 2013 (diff | hist) N File:Lock close.png (lock close for private page (pic created by zas))
- 13:36, 12 December 2012 (diff | hist) m Hardware/Stock Mez (→Ethernet tap)
- 13:36, 12 December 2012 (diff | hist) m Hardware/Stock Mez (→Ethernet tap)
- 13:35, 12 December 2012 (diff | hist) m Hardware/Stock Programmer
- 13:34, 12 December 2012 (diff | hist) m Hardware/Stock Mez
- 10:55, 3 December 2012 (diff | hist) m Sandbox
- 10:55, 3 December 2012 (diff | hist) m Components/Libraries/VHDL/RS232 (top)
- 10:54, 3 December 2012 (diff | hist) m Components/Libraries/VHDL/RS232
- 11:39, 29 November 2012 (diff | hist) m Tools
- 11:37, 29 November 2012 (diff | hist) m Tools
- 11:36, 29 November 2012 (diff | hist) m Tools
- 11:35, 29 November 2012 (diff | hist) m Tools
- 12:24, 28 November 2012 (diff | hist) m Languages/Perl
- 12:23, 28 November 2012 (diff | hist) m Languages/Perl
- 12:23, 28 November 2012 (diff | hist) N File:TrimLibs.zip (Perls script for delete Library definitions in a single concatenated VHDL file)
- 10:46, 22 November 2012 (diff | hist) m Hardware/Parallelport/heb matrix
- 10:06, 22 November 2012 (diff | hist) m Hardware/Parallelport/heb lcd
- 10:05, 22 November 2012 (diff | hist) N File:FPGA PP HEB lcd schematic.pdf (Schematic of the FPGA Parallelport extentions LCD) (top)
- 10:05, 22 November 2012 (diff | hist) N File:FPGA PP HEB lcd.jpg (FPGA Parallelport extention LCD) (top)
- 10:04, 22 November 2012 (diff | hist) m Hardware/Parallelport/heb lcd
- 17:21, 21 November 2012 (diff | hist) N Hardware/Parallelport/heb lcd (Created page with "{{private}} {{TOC right}}")
- 17:21, 21 November 2012 (diff | hist) m Hardware (→Parallelport Boards)
- 10:59, 16 November 2012 (diff | hist) m Hardware/Stock Programmer (→Digilent Xilinx Programmer)
- 10:47, 16 November 2012 (diff | hist) m Hardware/Stock Programmer (→Digilent Xilinx Programmer)
- 13:12, 13 November 2012 (diff | hist) m Template:NewsBox
- 13:12, 13 November 2012 (diff | hist) m Template:NewsBox
- 13:12, 13 November 2012 (diff | hist) m Template:NewsBox
- 13:11, 13 November 2012 (diff | hist) m Template:NewsBox
- 13:10, 13 November 2012 (diff | hist) m Template:NewsBox
- 13:09, 13 November 2012 (diff | hist) m Template:NewsBox
- 13:09, 13 November 2012 (diff | hist) m Template:NewsBox
- 13:08, 13 November 2012 (diff | hist) m Sandbox (Blanked the page)
- 13:08, 13 November 2012 (diff | hist) m Sandbox
- 13:07, 13 November 2012 (diff | hist) m Sandbox
- 13:06, 13 November 2012 (diff | hist) m Template:NewsBox
- 13:06, 13 November 2012 (diff | hist) m Template:NewsBox
- 13:05, 13 November 2012 (diff | hist) m Template:NewsBox
- 13:04, 13 November 2012 (diff | hist) m Sandbox
- 13:04, 13 November 2012 (diff | hist) m Sandbox
- 13:03, 13 November 2012 (diff | hist) m Sandbox
- 13:02, 13 November 2012 (diff | hist) m Template:NewsBox
- 13:02, 13 November 2012 (diff | hist) m Template:NewsBox
- 13:02, 13 November 2012 (diff | hist) m Template:NewsBox
- 13:00, 13 November 2012 (diff | hist) m Template:NewsBox
- 13:00, 13 November 2012 (diff | hist) m Template:NewsBox
- 12:59, 13 November 2012 (diff | hist) m Template:NewsBox
- 12:59, 13 November 2012 (diff | hist) m Template:NewsBox
- 12:58, 13 November 2012 (diff | hist) m Template:NewsBox
- 12:57, 13 November 2012 (diff | hist) m Help:Contents (→Created Templates)
- 12:57, 13 November 2012 (diff | hist) m Help:Contents (→Created Templates)
- 12:57, 13 November 2012 (diff | hist) m Help:Contents (→Created Templates)
- 12:56, 13 November 2012 (diff | hist) m Help:Contents (→Created Templates)
- 12:56, 13 November 2012 (diff | hist) m Help:Contents (→Created Templates)
- 12:55, 13 November 2012 (diff | hist) m Help:Contents (→Created Templates)
- 12:55, 13 November 2012 (diff | hist) m Help:Contents (→Created Templates)
- 12:48, 13 November 2012 (diff | hist) m Main Page
- 12:24, 8 November 2012 (diff | hist) N UIT:About (Created page with "= Welcome to the HES-SO Valais Wallis Wiki of the Infotronics Unit = This is the knowledge database of the [http://www.hevs.ch HES-SO Valais Wallis] [http://isi.hevs.ch/ Insti...")
- 12:14, 8 November 2012 (diff | hist) m UIT:Privacy policy (top)
- 12:14, 8 November 2012 (diff | hist) N UIT:Privacy policy (Created page with "=Privacy policy= This wiki is indented especially for all collaborators and students of the HES-SO // Valais Wallis == Access Control == == Write Access == All pages are onl...")
- 08:53, 7 November 2012 (diff | hist) N File:FPGA Mezza Audio ADDA.jpg (Low Cost audio AD-DA Mezzanine Board) (top)
- 08:52, 7 November 2012 (diff | hist) N File:FPGA Mezza Highspeed ADDA.jpg (Highspeed AD-DA Mezzanine Board used for projects IGOR and MOLIS) (top)
- 08:51, 7 November 2012 (diff | hist) m Hardware/Mezzanine/audio AD-DA (top)
- 08:51, 7 November 2012 (diff | hist) m Hardware/Mezzanine/high-speed AD-DA
- 07:43, 23 October 2012 (diff | hist) N Standards/VME (Created page with "{{TOC right}} == Standards == VME is a computer bus standart developed by Motorola for its CPU's. Over the Year VME has made several iterations, therefore different standards ...")
- 07:32, 23 October 2012 (diff | hist) m Standards
- 16:04, 22 October 2012 (diff | hist) m Help:Contents (→Novell User with write rights)
- 08:51, 10 October 2012 (diff | hist) m Hardware/Stock Programmer (→Digilent Xilinx Programmer)
- 09:58, 8 October 2012 (diff | hist) m Hardware/Stock Mez (→ADC Mezzanine)
- 09:57, 8 October 2012 (diff | hist) m Hardware/Parallelport/heb matrix
- 09:56, 8 October 2012 (diff | hist) N File:FPGA PP heb matrix.jpg (FPGA Parallel Port Board HEB_MATRIX) (top)
- 13:23, 4 October 2012 (diff | hist) m Hardware/Parallelport/heb matrix (→HEB Matrix)
- 13:15, 4 October 2012 (diff | hist) m Hardware (→Parallelport Boards)
- 13:14, 4 October 2012 (diff | hist) N File:FPGA PP HEB Matrix schematic.pdf (Schematic of the HEB Matrix Led Parallel board) (top)
- 13:13, 4 October 2012 (diff | hist) m Hardware/Parallelport/heb matrix
- 13:13, 4 October 2012 (diff | hist) m Hardware/Parallelport/heb matrix
- 13:00, 4 October 2012 (diff | hist) N Hardware/Parallelport/heb matrix (Created page with "{{TOC right}}")
- 13:00, 4 October 2012 (diff | hist) m Hardware (→Parallelport Boards)
- 13:00, 4 October 2012 (diff | hist) m Hardware/Mezzanine/Ethertap
- 13:00, 4 October 2012 (diff | hist) m Hardware/Mezzanine/ADC
- 12:59, 4 October 2012 (diff | hist) m Hardware (→Parallelport Boards)
- 12:59, 4 October 2012 (diff | hist) m Hardware
- 12:57, 4 October 2012 (diff | hist) m Hardware/Mezzanine/Ethertap
- 12:56, 4 October 2012 (diff | hist) m Hardware/Mezzanine/Ethertap
- 12:55, 4 October 2012 (diff | hist) m Hardware/Mezzanine/ADC
- 12:54, 4 October 2012 (diff | hist) m Hardware/Mezzanine/ADC (→ADC)
- 12:54, 4 October 2012 (diff | hist) m Hardware/Mezzanine/ADC
- 12:53, 4 October 2012 (diff | hist) m Hardware/Mezzanine/ADC
- 12:53, 4 October 2012 (diff | hist) m Hardware/Mezzanine/ADC
- 12:52, 4 October 2012 (diff | hist) m Hardware/Stock Mez
- 12:51, 4 October 2012 (diff | hist) m Hardware/Stock Mez (→ADC Mezzanine)
- 12:51, 4 October 2012 (diff | hist) m Hardware/Stock Mez
- 12:51, 4 October 2012 (diff | hist) m Hardware/Mezzanine/Ethertap
- 12:50, 4 October 2012 (diff | hist) N Hardware/Mezzanine/Ethertap (Created page with "{{TOC right}} == ADC == 8 Channel Analog to Digital Converter with 3.5mm jack connector input. {|class=wikitable |- ! Type || ADC Mezzanine || Schematic || Description |- | ...")
- 12:50, 4 October 2012 (diff | hist) m Hardware (→Mezzanine Boards)
- 12:50, 4 October 2012 (diff | hist) N Hardware/Mezzanine/ADC (Created page with "{{TOC right}} == ADC == 8 Channel Analog to Digital Converter with 3.5mm jack connector input. {|class=wikitable |- ! Type || ADC Mezzanine || Schematic || Description |- | ...")
- 12:49, 4 October 2012 (diff | hist) m Hardware
- 14:43, 1 October 2012 (diff | hist) N Components/Libraries/VHDL/SPI (Created page with "{{TOC right}} The toplevel block <code>spiFIFO</code> provides a SPI interface and two FIFO interface. The Slave FIFO interface makes the received data on during a write Tran...") (top)
- 14:40, 1 October 2012 (diff | hist) m Components/Libraries/VHDL/RS232
- 14:36, 1 October 2012 (diff | hist) m Components/Libraries/VHDL
- 14:27, 1 October 2012 (diff | hist) m Standards/Ethernet (→IP cores)
- 14:27, 1 October 2012 (diff | hist) m Standards/Ethernet (→IP cores)
- 14:26, 1 October 2012 (diff | hist) N Components/IP/Ethernet/MII to RAM (Created page with "{{TOC right}} The MII to RAM IP core interfaces the FPGA to a [http://en.wikipedia.org/wiki/Media_Independent_Interface Media Independent Interface (MII)] [http://en.wikipedi...")
- 14:25, 1 October 2012 (diff | hist) m Components/IP/Ethernet
- 14:23, 1 October 2012 (diff | hist) m Components/IP/Ethernet
- 14:23, 1 October 2012 (diff | hist) m Components/IP/SPI
- 14:20, 1 October 2012 (diff | hist) m Components/IP/SPI
- 14:19, 1 October 2012 (diff | hist) N Components/IP/SPI (Created page with "{{TOC right}} SPI Master Slave Architecture The [http://isi.hevs.ch/switzerland/robust-electronics.html ISI] SPI Master IP Core, come...")
- 14:11, 1 October 2012 (diff | hist) N File:SPI master transceiver.png (HDL-Designer Bloc of the SPI Transceiver) (top)
- 14:11, 1 October 2012 (diff | hist) N File:SPI master multi access.png (Simulation of a Multiaccess for the SPI_FIFO bloc) (top)
- 14:10, 1 October 2012 (diff | hist) N File:SPI master FIFO.png (HDL Deisgner Bloc of the SPI_FIFO Master) (top)
- 14:09, 1 October 2012 (diff | hist) N File:SPI timing.png (SPI Timing Diagram) (top)
- 14:09, 1 October 2012 (diff | hist) N File:SPI master slave.png (SPI Master Slave Architecture) (top)
- 13:42, 1 October 2012 (diff | hist) m Components
- 11:17, 1 October 2012 (diff | hist) m Hardware/Stock Programmer
- 11:16, 1 October 2012 (diff | hist) m Hardware/Stock Programmer (→Digilent Xilinx Programmer)
- 11:15, 1 October 2012 (diff | hist) m Hardware/Stock Programmer
- 11:13, 1 October 2012 (diff | hist) N File:Microsemi logo.gif (Logo of Microsemi) (top)
- 11:11, 1 October 2012 (diff | hist) N File:Microsemi fp4 programmer.jpg (Programmer FlashPro 4 from Microsemi (Former Actel)) (top)
- 11:10, 1 October 2012 (diff | hist) m Hardware/Programmers
- 11:08, 1 October 2012 (diff | hist) m Hardware/Programmers
- 11:07, 1 October 2012 (diff | hist) m Hardware/Programmers
- 11:07, 1 October 2012 (diff | hist) m Hardware/Programmers
- 14:33, 26 September 2012 (diff | hist) N User:Hit (Created page with "{{TOC right}} == Office Location == A303 == Contact == * [mailto:thierry.hischier@hevs.ch thierry.hischier@hevs.ch] * [http://isi.hevs.ch/valais/thierry-hischier.html ISI Co...")
- 16:03, 18 September 2012 (diff | hist) m Components/Designs/VHDL template (→Dependencies)
- 16:03, 18 September 2012 (diff | hist) m Components/Designs/VHDL template (→Dependencies)
- 13:42, 14 September 2012 (diff | hist) File:FPGARack v1 0 schematics.pdf (uploaded a new version of "File:FPGARack v1 0 schematics.pdf": Schematic of the FPGA Rack Educational Board v1.0) (top)
- 08:31, 14 September 2012 (diff | hist) File:FPGARack v1 0.ucf (uploaded a new version of "File:FPGARack v1 0.ucf": Pin Contraint File for Board FPGA Rack v1.0.) (top)
- 11:38, 13 September 2012 (diff | hist) N File:FPGA EBS v2 xc3s1200e.ucf (UCF Pin Constrain File for FPGA-EBS Board equipped with the Spartan 3 XC3S1200E Chip) (top)
- 11:38, 13 September 2012 (diff | hist) N File:FPGA EBS v2 xc3s500e.ucf (UCF Pin Constrain File for FPGA-EBS Board equipped with the Spartan 3 XC3S500E Chip) (top)
- 11:37, 13 September 2012 (diff | hist) m Hardware/FPGAEBS (→Board families)
- 11:37, 13 September 2012 (diff | hist) m Hardware/FPGAEBS
- 11:34, 13 September 2012 (diff | hist) m Hardware/FPGARack
- 11:33, 13 September 2012 (diff | hist) N File:FPGARack v1 0.ucf (UCF File for the FPGA_Rack Board)
- 11:30, 13 September 2012 (diff | hist) m Hardware/FPGARack
- 08:51, 5 September 2012 (diff | hist) m Hardware/Stock Programmer (→Digilent Xilinx Programmer)
- 08:47, 5 September 2012 (diff | hist) m Hardware/Stock Mez (→Ethernettap Mezzanine)
- 09:11, 30 August 2012 (diff | hist) m User:Admin uit (top)
- 09:58, 21 August 2012 (diff | hist) m Hardware/FPGAEBS (→UCF Pin Differences)
- 16:13, 17 August 2012 (diff | hist) File:FPGA Mezza ADC.jpg (uploaded a new version of "File:FPGA Mezza ADC.jpg": Reverted to version as of 14:12, 17 August 2012) (top)
- 16:13, 17 August 2012 (diff | hist) File:FPGA Mezza ADC.jpg (uploaded a new version of "File:FPGA Mezza ADC.jpg": Mezzanine FPGA Board with 4 ADC Channels.)
- 16:12, 17 August 2012 (diff | hist) File:FPGA Mezza ADC.jpg (uploaded a new version of "File:FPGA Mezza ADC.jpg": Mezzanine FPGA Board with 4 ADC Channels.)
- 16:05, 17 August 2012 (diff | hist) m Hardware/Stock Mez (→Ethertap Mezzanine)
- 16:05, 17 August 2012 (diff | hist) m Hardware/Stock Mez (→Ethertap Mezzanine)
- 16:02, 17 August 2012 (diff | hist) N File:FPGA Mezza Ethernettap.jpg (Mezzanine for FPGA Board. It has 2 Ethernetconnectors and Physicals plus many debug headers.) (top)
- 10:48, 17 August 2012 (diff | hist) m Projects
- 10:47, 17 August 2012 (diff | hist) m Projects
- 09:32, 14 August 2012 (diff | hist) m Hardware/FPGAEBS
- 10:41, 9 August 2012 (diff | hist) m Hardware
- 10:40, 9 August 2012 (diff | hist) m Hardware
- 10:40, 9 August 2012 (diff | hist) m Hardware/Stock Programmer (→Digilent Xilinx Programmer)
- 10:38, 9 August 2012 (diff | hist) m Hardware/Stock Mez
- 10:33, 9 August 2012 (diff | hist) m Hardware
- 10:30, 9 August 2012 (diff | hist) N Hardware/Stock Programmer (Created page with "{{TOC right}} '''If you need some Hardware parts, ask Corthay François or Zahno Silvan''' '''Our Hardware stock is placed in A201 and A309. If you...")
- 10:23, 9 August 2012 (diff | hist) N Hardware/Stock Mez (Created page with "{{TOC right}} '''If you need some Hardware parts, ask Corthay François or Zahno Silvan''' '''Our Hardware stock is placed in A201 and A309. If you...")
- 10:18, 9 August 2012 (diff | hist) m Hardware (→Material)
- 10:18, 9 August 2012 (diff | hist) m Hardware
- 12:07, 8 August 2012 (diff | hist) N File:FPGA Mezza Ethernettap schematic.pdf (Schematic of the Ethertap Mezzanine extentions for FPGA-EBS and FPGA-Rack) (top)
- 10:54, 2 August 2012 (diff | hist) m User:Zas (→Contact)
- 12:09, 12 July 2012 (diff | hist) m Hardware/Programmers
- 12:07, 12 July 2012 (diff | hist) N File:Digilent xilinx programmer.jpg (Digilent Xilinx Programmer with Impact support) (top)
- 12:01, 12 July 2012 (diff | hist) N File:Digilent logo.png (Digilent Logo) (top)
- 11:57, 12 July 2012 (diff | hist) N File:Digilent logo.gif (Digilent Logo) (top)
- 11:52, 12 July 2012 (diff | hist) m Hardware/Programmers (→JTAGKey)
- 11:39, 12 July 2012 (diff | hist) m Hardware (→FPGA Boards)
- 11:19, 12 July 2012 (diff | hist) m Hardware/FPGARack
- 07:18, 12 July 2012 (diff | hist) m Languages/C/tips
- 07:17, 12 July 2012 (diff | hist) m Languages/C/inttypes
- 10:13, 29 June 2012 (diff | hist) m Standards/Ethernet/Bonjour
- 11:32, 27 June 2012 (diff | hist) N File:FPGA Rack v1 0.jpg (FPGA Rack Development Board with Spartan 6) (top)
- 09:59, 21 June 2012 (diff | hist) m Hardware/FPGARack/Programmation
- 09:06, 21 June 2012 (diff | hist) m Hardware/FPGARack/Programmation
- 09:04, 21 June 2012 (diff | hist) m Hardware/FPGARack/Programmation (→Flash Programmation)
- 09:03, 21 June 2012 (diff | hist) m Hardware/FPGARack/Programmation (→FPGA Programing)
- 09:02, 21 June 2012 (diff | hist) m Hardware/FPGARack
- 09:02, 21 June 2012 (diff | hist) m Hardware/FPGARack
- 09:00, 21 June 2012 (diff | hist) m Talk:Hardware/FPGARack (Blanked the page) (top)
- 08:59, 21 June 2012 (diff | hist) m Hardware/FPGARack/Programmation
- 08:58, 21 June 2012 (diff | hist) N Hardware/FPGARack/Programmation (Created page with "{{TOC right}} = General = For all programmation you first have to complete the following steps: # Create a Design # Test and Simulate the Design # Perform Task Flow '''Prepar...")
- 08:57, 21 June 2012 (diff | hist) N File:Fpgarack impact 2 10.png (FPGA Rack Flash programmation How-to picture 10) (top)
- 08:56, 21 June 2012 (diff | hist) N File:Fpgarack impact 2 9.png (FPGA Rack Flash programmation How-to picture 9) (top)
- 08:56, 21 June 2012 (diff | hist) N File:Fpgarack impact 2 8.png (FPGA Rack Flash programmation How-to picture 8) (top)
(Latest | Earliest) View (newer 500 | older 500) (20 | 50 | 100 | 250 | 500)